← Back to Patent Explorer
US4764926A Expired / Lapsed US ⏱️ 0.0 years remaining

Integrated circuits

Assignee: Microchip Technology Caldicot Ltd
•
Filing: 1985-12-11
•
Granted: 1988-08-16
•
Expires: 2005-12-11
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An integrated circuit having a built-in self test facility, the integrated circuit being partitioned into a number of sub-circuits each of which comprises a combinatorial logic circuit and a register. The sub-circuits are coupled together so that each combinatorial logic circuit has its inputs coupled to at least one register, has its outputs coupled to at least one register, and the output of the overall integrated circuit is taken from one or more registers. Each register has its fucntional mode controlled by predetermined signals to an associated local decoder, the functional modes of the registers being selected to initiate a test operation for the testing of the integrated circuits.

Inventors

  • 👤 William L. Knight
  • 👤 Mark Paraskeva
  • 👤 David F. Burrows

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 13:50
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/22; G06F11/26; G06F11/27; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/3185; G01R31/318533; G01R31/318558

Claims Analysis

Total Claims: 19
Claim 1
Independent Claim 184 words
An integrated circuit having a built-in self test design, the integrated circuit comprising a plurality of combinatorial logic circuits coupled to a plurality of functional elements, wherein the improvement lies in that an input of at least one of the combinatorial logic circuits is connected to outputs of two or more of the functional elements and an output of at least one of the functional elements is connected to inputs of two or more of the combinatorial logic circuits, and, the functional elements are responsive to signals for selectively controlling functinal modes of each functional element and for selectively controlling predefined groups of functional elements to operate in different functional modes to effect test operations to the combinatorial logic circuits, means being provided for selecting different configurations for the functional elements for different stages of a self test to the integrated circuit, said means comprising feedback means provided between two or more of the functinal elements and data selecting means for selectively connecting the input of at least one of the functional elements to the feedback means or to another of the functional elements.
Claim 2
Dependent Claim 184 words
An integrated circuit having a built-in self test design, the integrated circuit comprising a plurality of combinatorial logic circuits coupled to a plurality of functional elements, wherein the improvement lies in that an input of at least one of the combinatorial logic circuits is connected to outputs of two or more of the functional elements and an output of at least one of the functional elements is connected to inputs of two or more of the combinatorial logic circuits, and, the functional elements are responsive to signals for selectively controlling functinal modes of each functional element and for selectively controlling predefined groups of functional elements to operate in different functional modes to effect test operations to the combinatorial logic circuits, means being provided for selecting different configurations for the functional elements for different stages of a self test to the integrated circuit, said means comprising feedback means provided between two or more of the functinal elements and data selecting means for selectively connecting the input of at least one of the functional elements to the feedback means or to another of the functional elements.
Claim 3
Dependent Claim 140 words
An integrated circuit as claimed in claim 1 wherein the integrated circuit is partitioned into two or more sub circuits, each sub-circuit comprising at least one combinatorial logic circuit and at least one functional element, the sub-circuits being arranged so that each combinatorial logic circuit has coupled to its input at least one functional element, the arrangement being such that a functional element which is coupled to both the input of one combinatorial logic circuit and to an output of a second combinatorial logic circuit has its functional mode controllable selectively to generate when required a pattern sequence of signals to the input of said one combinatorial logic circuit and to analyse when required the output from said second combinatorial logic circuit consequent upon a pattern sequence of signals being fed to the input of said second combinatorial logic circuit.
Claim 4
Dependent Claim 62 words
An integrated circuit as claimed in claim 2 wherein one or more of the sub-circuits is provided with an additional functional element an output of which is coupled to the input or inputs of the combinatorial logic circuit or circuits in said one or more sub-circuits, an input of the additional functional element being coupled to an input of the integrated circuit.
Claim 5
Dependent Claim 30 words
An integrated circuit as claimed in claim 2 wherein the sub-circuits are coupled together in a manner to allow simultaneous testing of two or more of the combinatorial logic circuits.
Claim 6
Dependent Claim 203 words
An integrated circuit having a built-in self test design, the integrated circuit comprising a plurality of sub-circuits each of which comprises at least one combinatorial logic circuit coupled to at least one functional element, wherein the improvement lies in that an input of at least one of the combinatorial logic circuits is connected to outputs of two or more of the functional elements and an output of at least one of the functional elements is connected to inputs of two or more of the combinatorial logic circuits, and the functional elements are responsive to signals for selectively controlling simultaneously two of more of the functional elements into different functional modes to effect a test phase to part of the integrated circuit, means being provided for effecting sequentially a plurality of such test phases to parts of the integrated circuit to provide test data representative of functional characteristics of substantially all the combinatorial logic circuits and functional elements in the integrated circuit, said menas comprising feedback means provided between two or more of the functional elements and data selecting means for selectively connecting the input of at least one of the functional elements to the feedback means or to another of the functional elements.
Claim 7
Dependent Claim 203 words
An integrated circuit having a built-in self test design, the integrated circuit comprising a plurality of sub-circuits each of which comprises at least one combinatorial logic circuit coupled to at least one functional element, wherein the improvement lies in that an input of at least one of the combinatorial logic circuits is connected to outputs of two or more of the functional elements and an output of at least one of the functional elements is connected to inputs of two or more of the combinatorial logic circuits, and the functional elements are responsive to signals for selectively controlling simultaneously two of more of the functional elements into different functional modes to effect a test phase to part of the integrated circuit, means being provided for effecting sequentially a plurality of such test phases to parts of the integrated circuit to provide test data representative of functional characteristics of substantially all the combinatorial logic circuits and functional elements in the integrated circuit, said menas comprising feedback means provided between two or more of the functional elements and data selecting means for selectively connecting the input of at least one of the functional elements to the feedback means or to another of the functional elements.
Claim 8
Dependent Claim 33 words
An integrated circuit as claimed in claim 1 wherein the functional mode of each functional element is selectively controlled by signals from decoder means which is responsive to signals from a test controller.
Claim 9
Dependent Claim 26 words
An integrated circuit as claimed in claim 1 wherein the functional mode of each functional element is selectively controlled directly by signals from a test controller.
Claim 10
Dependent Claim 21 words
An integrated circuit as claimed in claim 6 wherein the decoder means is an integral part of an integrated circuit design.
Claim 11
Dependent Claim 22 words
An integrated circuit as claimed in claim 6 wherein the decoder means is not an integral part of an integrated circuit design.
Claim 12
Dependent Claim 21 words
An integrated circuit as claimed in claim 6 wherein the test controller forms an integral part of an integrated circuit design.
Claim 13
Dependent Claim 22 words
An integrated circuit as claimed in claim 6 wherein the test controller is not an integral part of an integrated circuit design.
Claim 14
Dependent Claim 67 words
An integrated circuit as claimed in claim 6 wherein the decoder means comprises a plurality of test signal decoders each of which is coupled to a respective functional element or a respective group of functional elements, each test signal decoder being responsive to a predetermined sequence of input signals from the test controller for controlling the functional modes of the functional element or group of functional elements.
Claim 15
Dependent Claim 25 words
An integrated circuit as claimed in claim 12 wherein the test signal decoders are connected in parallel via a test bus to the test controller.
Claim 16
Dependent Claim 21 words
An integrated circuit as claimed in claim 1 wherein each functional element comprise flip-flops arranged together to define a shift register.
Claim 17
Dependent Claim 40 words
An integrated circuit as claimed in claim 1 wherein a number of inputs to each combinatorial logic circuit is less than log 2 (T×F) where T is a maximum available time for testing and F is an applied clock frequency.
Claim 18
Dependent Claim 56 words
An integrated circuit as claimed in claim 1 wherein means are provided for feeding signals indicative of a functional characteristics of the combinatorial logic circuits to an output of the integrated circuit, said means feeding the signals to the output of the integrated circuit via a data route which passes through all of the functional elements.
Claim 19
Dependent Claim 17 words
An integrated circuit as claimed in cliam 1 wherein the feedback means includes an Exclusive NOR gate.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-08-16 1992-02-15 1992-08-16 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-08-16 1996-02-15 1996-08-16 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-08-16 2000-02-15 2000-08-16 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag