← Back to Patent Explorer
US4739276A Expired / Lapsed US ⏱️ 0.0 years remaining

Method and apparatus for digital time domain reflectometry

Assignee: Individual
•
Filing: 1986-06-12
•
Granted: 1988-04-19
•
Expires: 2006-06-12
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A digital time domain reflectometer includes a pulse generator for generating a test pulse to a cable under test and comparator circuits for determining whether a reflected voltage pulse exceeds user-selected bias values thus indicating an impedance mismatch. Signal processing means which may include a computer and associated logic circuits set the bias values, trigger the pulse generator and record the time at which the reflected voltage pulse was observed. The digital time domain reflectometer may operate in a search mode in which it examines the entire cable for faults of increasingly less severity or may be used to determine the impedance signature of a cable by examining all impedance faults along its entire length.

Inventors

  • 👤 Maris Graube

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 11:00
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/08; G01R31/11

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 208 words
A time domain reflectometer connected to a cable under test comprising: (a) pulse generator means for generating a test pulse to said cable under test; (b) voltage comparator means for comparing a voltage pulse representing a reflection of said test pulse with a predetermined bias value and for providing a detection signal if said voltage pulse exceeds said predetermined bias value; (c) bias generator means for providing high and low bias levels to said comparator means for establishing said predetermined bias value; (d) a counter; (e) register means responsive to said counter for recording the value of said counter; and (f) signal processing means for triggering said pulse generator means and for directing said register means to record the value of said counter means for determining the time elapsed between the generation of said test pulse and the providing of said detection signal, wherein said signal processing means further includes means for resetting said bias generator means to provide altered high and low bias levels when said counter reaches a predetermined maximum count without the occurrence of a voltage pulse which exceeds either the high or low bias value in said voltage comparator means, whereby the location of impedance mismatches along said cable under test may be determined.
Claim 2
Dependent Claim 208 words
A time domain reflectometer connected to a cable under test comprising: (a) pulse generator means for generating a test pulse to said cable under test; (b) voltage comparator means for comparing a voltage pulse representing a reflection of said test pulse with a predetermined bias value and for providing a detection signal if said voltage pulse exceeds said predetermined bias value; (c) bias generator means for providing high and low bias levels to said comparator means for establishing said predetermined bias value; (d) a counter; (e) register means responsive to said counter for recording the value of said counter; and (f) signal processing means for triggering said pulse generator means and for directing said register means to record the value of said counter means for determining the time elapsed between the generation of said test pulse and the providing of said detection signal, wherein said signal processing means further includes means for resetting said bias generator means to provide altered high and low bias levels when said counter reaches a predetermined maximum count without the occurrence of a voltage pulse which exceeds either the high or low bias value in said voltage comparator means, whereby the location of impedance mismatches along said cable under test may be determined.
Claim 3
Independent Claim 149 words
A method of obtaining an impedance signature of a cable under a test comprising the steps of: (a) setting high and low bias values in a comparator circuit connected to said cable under test; (b) triggering a pulse generator for providing a test pulse to the cable under test and simultaneously triggering a counter; (c) comparing in said comparator circuit the reflected value of the test pulse with said bias values; (d) recording the time elapsed between the completion of step (b) and the completion of step (c) when the reflected value of the test pulse exceeds at least one of the bias values set in the comparator circuit; and (e) decreasing the high and low bias voltages in the comparator circuit when the counter has reached a predetermined maximum count without the occurrence of a reflected value of the test pulse which exceeds either of said bias voltages.
Claim 4
Independent Claim 149 words
A method of obtaining an impedance signature of a cable under a test comprising the steps of: (a) setting high and low bias values in a comparator circuit connected to said cable under test; (b) triggering a pulse generator for providing a test pulse to the cable under test and simultaneously triggering a counter; (c) comparing in said comparator circuit the reflected value of the test pulse with said bias values; (d) recording the time elapsed between the completion of step (b) and the completion of step (c) when the reflected value of the test pulse exceeds at least one of the bias values set in the comparator circuit; and (e) decreasing the high and low bias voltages in the comparator circuit when the counter has reached a predetermined maximum count without the occurrence of a reflected value of the test pulse which exceeds either of said bias voltages.
Claim 5
Dependent Claim 15 words
The method of claim 2 further including as step (f), repeating steps (b) through (e).

References Cited (Backward Citations)

US3434049A Cited
US3911358A Cited
US3617880A Cited
US3727128A Cited
US3812423A Cited
US3903477A Cited
US4104582A Cited
US4165482A Cited
US4109117A Cited
US4475079A Cited
US4208627A Cited
US4597183A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-04-19 1991-10-19 1992-04-19 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-04-19 1995-10-19 1996-04-19 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-04-19 1999-10-19 2000-04-19 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag