Patent US4123236A successfully refreshed from Google Patents.
US4729971A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor wafer dicing techniques
Assignee: Siemens AG
•
Filing: 1987-03-31
•
Granted: 1988-03-08
•
Expires: 2007-03-31
Abstract
Abstract A dice separation technique involves producing a depressed street pattern (14) on the front device processing major surface of a wafer (11) before thinning the wafer down to a desired thickness. After mounting the wafer (11) on a suitable carrier, it is thinned down and selectively metallized to from backside contacts. Semiconductor material is removed from the central regions of the streets (14). Exposed material damaged by the material removal is also removed to eliminate micro-cracking while producing dice (12 and 13) having straight and smooth orthogonal edges. The present technique is particularly suitable for working with brittle compound semiconductor material between die areas having FETs or MMICs embedded therein.
Inventors
- 👤 Basil Coleman
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 10:35
CPC Classifications
H; H10; H10P; H10P54/00; H10P52/00
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
182 words
A method for separating a wafer of III-V compound semiconductor material into dice wherein the wafer has at least some repetitious device geometries embedded into a first of two major surfaces corresponding to dice areas, the method comprising the steps of: defining a first patterned mask on the first major surface, the first patterned mask having open areas in the form of lanes generally intersecting conforming to regions between dice geometries and closed areas conforming to the regions occupied by the dice areas; etching the lanes to a depth below the plane of the first major surface; removing the first patterned mask from the first major surface; mounting the wafer on the first major surface so that the second of the two major surfaces is exposed; defining a metallized pattern on the second major surface aligned with the dice areas on the first major surface; removing semiconductor material from the lanes on the second major surface to form dice from the wafer; and etching exposed semiconductor material remaining in the lanes to remove semiconductor material immediately adjacent to the previously removed material.
Claim 2
Independent Claim
182 words
A method for separating a wafer of III-V compound semiconductor material into dice wherein the wafer has at least some repetitious device geometries embedded into a first of two major surfaces corresponding to dice areas, the method comprising the steps of: defining a first patterned mask on the first major surface, the first patterned mask having open areas in the form of lanes generally intersecting conforming to regions between dice geometries and closed areas conforming to the regions occupied by the dice areas; etching the lanes to a depth below the plane of the first major surface; removing the first patterned mask from the first major surface; mounting the wafer on the first major surface so that the second of the two major surfaces is exposed; defining a metallized pattern on the second major surface aligned with the dice areas on the first major surface; removing semiconductor material from the lanes on the second major surface to form dice from the wafer; and etching exposed semiconductor material remaining in the lanes to remove semiconductor material immediately adjacent to the previously removed material.
Claim 3
Dependent Claim
46 words
The method of claim 1, wherein the step of defining a first patterned mask includes the steps of: coating the first major surface with a photoresist material; exposing the photoresist with a light source through a mask; and removing the photoresist to form the open regions.
Claim 4
Dependent Claim
14 words
The method of claim 1, wherein the step of etching comprises wet chemical etching.
Claim 5
Dependent Claim
14 words
The method of claim 1, wherein the step of etching comprises reactive ion etching.
Claim 6
Dependent Claim
24 words
The method of claim 1, wherein the step of removing semiconductor material comprises sawing the lanes in a path corresponding to their central region.
Claim 7
Dependent Claim
25 words
The method of claim 1, wherein the step of removing semiconductor material comprises laser scribing the lanes in a path corresponding to their central region.
Claim 8
Dependent Claim
25 words
The method of claim 1, wherein the step of etching semiconductor material remaining in the lanes comprises wet chemical etching with an isotropic etch solution.
Claim 9
Dependent Claim
94 words
The method of claim 1, wherein the step of defining a metallized pattern comprises defining a second patterned mask on the second major surface to provide exposed portions aligned with the lanes on the first major surface, etching the exposed portions to form slightly depressed lanes in the second major surface, coating the second major surface with at least one layer of metal, masking the slightly depressed lanes with an insulative coating, and plating exposed portions of the second major surface to produce a backside metallized contact suitable for subsequent mounting of the dice.
Claim 10
Dependent Claim
27 words
The method of claim 4, wherein the wafer of semiconductor material comprises gallium arsenide and the step of reactive ion etching involves using a chlorine based plasma.
Claim 11
Dependent Claim
36 words
The method of claim 7, wherein the wafer of semiconductor material comprises gallium arsenide and the isotropic etch solution comprises H 2 SO 4 :H 2 O 2 :H 2 O in respective portions of 3:1:1.
Claim 12
Dependent Claim
36 words
The method of claim 8, wherein the step of defining a second patterned mask on the second major surface utilizes infrared alignment of the second patterned mask to the lanes etched into the first major surface.
Claim 13
Dependent Claim
14 words
The method of claim 9, wherein the chlorine based plasma comprises SiCl 4 .
References Cited (Backward Citations)
US4159222A
Cited
US4266334A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-03-08 | 1991-09-07 | 1992-03-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-03-08 | 1995-09-07 | 1996-03-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-03-08 | 1999-09-07 | 2000-03-08 | $7700.00 | Window Closed / Lapsed |