← Back to Patent Explorer
US4726015A Expired / Lapsed US ⏱️ 0.0 years remaining

Digital signal channel distributor

Assignee: Siemens AG
•
Filing: 1986-07-16
•
Granted: 1988-02-16
•
Expires: 2006-07-16
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A digital signal channel distributor is composed of two digital signal channel subdistributors of which one digital signal channel subdistributor assumes the transmission in one direction and the other assumes the transmission in the opposite direction, whereby a switching is possible within one direction. The digital signal channel subdistributors are connected to one another via an interface for clock adaptation or synchronization.

Inventors

  • 👤 Heinrich Nirschl

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 17:42
CPC Classifications
H; H04; H04Q; H04Q11/00; H04Q11/04

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 177 words
A digital channel distributor comprising: a plurality n of gates each including an input and an output and arranged in first and second groups; a first digital signal channel subdistributor including n/2 interfaces each including an input connected to a respective input of said gates of said first group, an output connected to a respective output of said gates of said second group, and a first monitor operable to emit first multiplex addresses and first multiplex signalization information and a first multiplex clock; a second digital signal channel subdistributor including n/2 interfaces each including an input connected to a respective input of said gates of said second group, an output connected to a respective output of said gates of said first group, a second monitor operable to emit second multiplex addresses and second signalization information and a second multiplex clock; each of said digital channel signal subdistributors comprising a clock adapter connected to the respective monitor and operated by the respective multiplex addresses to adapt the first multiplex clock to the second multiplex clock and vice versa.
Claim 2
Dependent Claim 177 words
A digital channel distributor comprising: a plurality n of gates each including an input and an output and arranged in first and second groups; a first digital signal channel subdistributor including n/2 interfaces each including an input connected to a respective input of said gates of said first group, an output connected to a respective output of said gates of said second group, and a first monitor operable to emit first multiplex addresses and first multiplex signalization information and a first multiplex clock; a second digital signal channel subdistributor including n/2 interfaces each including an input connected to a respective input of said gates of said second group, an output connected to a respective output of said gates of said first group, a second monitor operable to emit second multiplex addresses and second signalization information and a second multiplex clock; each of said digital channel signal subdistributors comprising a clock adapter connected to the respective monitor and operated by the respective multiplex addresses to adapt the first multiplex clock to the second multiplex clock and vice versa.
Claim 3
Dependent Claim 182 words
A digital channel distributor comprising: a plurality n of gates each including an input and an output and arranged in first and second groups; a first digital signal channel subdistributor including n/2 interfaces each including an input connected to a respective input of said gates of said first group, an output connected to a respective output of said gates of said second group, a monitor operable to emit multiplex signalization information and a multiplex signalization information output; a second digital signal channel subdistributor including n/2 interfaces each including an input connected to a respective input of said gates of said second group, and an output connected to a respective output of said gates of said first group, a monitor operable to emit multiplex signalization information and a multiplex signalization information output; said first digital signal channel subdistributor further comprising a synchronizing device operable to provide a multiplex clock and connected to provide a synchronizing signal to said second digital signal channel subdistributor; and connections extending from each of said monitors to the multiplex signalization output of the other digital signal channel subdistributor.
Claim 4
Dependent Claim 182 words
A digital channel distributor comprising: a plurality n of gates each including an input and an output and arranged in first and second groups; a first digital signal channel subdistributor including n/2 interfaces each including an input connected to a respective input of said gates of said first group, an output connected to a respective output of said gates of said second group, a monitor operable to emit multiplex signalization information and a multiplex signalization information output; a second digital signal channel subdistributor including n/2 interfaces each including an input connected to a respective input of said gates of said second group, and an output connected to a respective output of said gates of said first group, a monitor operable to emit multiplex signalization information and a multiplex signalization information output; said first digital signal channel subdistributor further comprising a synchronizing device operable to provide a multiplex clock and connected to provide a synchronizing signal to said second digital signal channel subdistributor; and connections extending from each of said monitors to the multiplex signalization output of the other digital signal channel subdistributor.

References Cited (Backward Citations)

US3940566A Cited
US4317198A Cited
US4409683A Cited
US4639909A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-02-15 1991-08-17 1992-02-16 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-02-15 1995-08-17 1996-02-16 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-02-15 1999-08-17 2000-02-16 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag