US4654820A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Interrupt bus structure
Assignee: Nokia Bell Labs
•
Filing: 1983-11-30
•
Granted: 1987-03-31
•
Expires: 2003-11-30
Abstract
Abstract In a processor system having a central processor and secondary support processor mounted on a backplane board, a separate peripheral interrupt bus is provided for each secondary support processor to give full interrupt priority capability to peripheral devices connected to the support processors. The support processors (110, 120) and certain of the system's peripheral interface circuits (102, 104) are connected to the system's central processor (101) via a primary interrupt bus (105) and other peripheral interface circuits (112, 114, 122) are connected to their associated secondary processors (110, 120) via separate interrupt buses (115, 125) all on the same backplane board. The backplane board is divided into an upper section and a lower section and the primary interrupt bus and the interrupt request and acknowledge terminal pins for all circuit boards are in the lower section. The secondary processor boards and interface circuit boards served by the central processor have interrupt request and acknowledge terminal pins connected to the primary interrupt bus in the lower section. The interrupt request and acknowledge terminal pins for any peripheral interface circuit served by a secondary processor are connected to the associated secondary processor via a secondary interrupt bus formed in the upper section of the backplane and conductors extending between the sections.
Inventors
- 👤 David J. Brahm
- 👤 Don R. Draper
- 👤 Christopher Edmonds
- 👤 James M. Grinn
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 10:47
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/14; G06F13/20; G06F13/24; G06F13/26; G06F1/00; H; H05; H05K; H05K1/00; H05K1/02; H05K1/14
Claims Analysis
Total Claims: 2
Claim 1
Independent Claim
695 words
An interrupt bus structure on a two sided backplane circuit board extending longitudinally in a predetermined direction and having a first backplane section extending in said predetermined direction and a second backplane section spaced apart from said first section and extending in said predetermined direction, said backplane circuit board having a first and a second side and having a plurality of circuit pack connectors on said first side of said backplane spaced along an axis extending in said predetermined direction in said first section including a primary processor connector for mounting a primary processor circuit pack, a secondary processor connector for mounting a secondary processor circuit pack, and a plurality of interface circuit connectors for mounting peripheral interface circuit packs, said primary processor connector comprising interrupt request input terminal pins and acknowledge output terminal pins, said secondary processor connector comprising an interrupt request input terminal pin and an acknowledge output terminal pin and an interrupt request output terminal pin and an acknowledge input terminal pin and said interface circuit connectors each comprising an interrupt request output terminal pin and an acknowledge input terminal pin, all of said terminal pins of said connectors extending from said connector to said second side of said backplane in said first section; said bus structure comprising: a primary interrupt bus in said first section for connecting said primary processor connector for interrupt communication with said secondary processor connector and a first of said interface circuit connectors, said primary interrupt bus comprising conductor means connecting said interrupt request output terminal pin of said secondary processor connector to an interrupt request input terminal pin of said primary processor connector, conductor means connecting said interrupt request output terminal pin of said first interface circuit connector to an interrupt request input terminal pin of said primary processor connector, conductor means connecting an acknowledge output terminal pin of said primary processor connector to said acknowledge input terminal pin of said secondary processor connector and conductor means connecting an acknowledge output terminal pin of said primary connector to said acknowledge input terminal pin of said first interface circuit connector, said primary interrupt bus providing interrupt request and acknowledge signaling paths between said primary processor connector and said secondary processor and said first interface circuit connectors in said first section; and a secondary interrupt bus for connecting a second of said interface circuit connectors for interrupt communication with said secondary processor connector and comprising: on said second side and in said second section a group of terminal pins adjacent said secondary processor connector and a group of terminal pins adjacent said second interface circuit connector in said second section a plurality of interrupt request conductors and interrupt acknowledge conductors connecting different ones of the pins in the group of pins adjacent said secondary processor connector to different ones of the pins in the group adjacent said second interface circuit connector; and conductor means extending between pins in said first and said second sections connecting said interrupt request output and acknowledge input terminal pins of said second interface circuit connector in said first section to pins connected to the interrupt request and interrupt acknowledge conductors, respectively, in the group of pins in said second section adjacent said second interface circuit connector and connecting said interrupt request input and acknowledge output terminal pins of said secondary processor connector in said first section to pins connected to the interrupt request and interrupt acknowledge conductors, respectively, of said group of pins in said second section adjacent said secondary processor connector; said secondary interrupt bus thereby providing interrupt request and acknowledge signaling paths between said secondary processor connector and said second interface circuit connector via said second section, whereby all circuit pack connectors, including connectors for mounting a primary processor circuit pack and for mounting a peripheral interface circuit pack designated for interrupt communication with a secondary processor, are spaced along an axis extending in a predetermined direction in the first section of the board, and interrupt connections to a primary processor are established via conductors in the first section and interrupt connections to the secondary processor are established via conductors in the second section and conductors extending between the two sections.
Claim 2
Dependent Claim
695 words
An interrupt bus structure on a two sided backplane circuit board extending longitudinally in a predetermined direction and having a first backplane section extending in said predetermined direction and a second backplane section spaced apart from said first section and extending in said predetermined direction, said backplane circuit board having a first and a second side and having a plurality of circuit pack connectors on said first side of said backplane spaced along an axis extending in said predetermined direction in said first section including a primary processor connector for mounting a primary processor circuit pack, a secondary processor connector for mounting a secondary processor circuit pack, and a plurality of interface circuit connectors for mounting peripheral interface circuit packs, said primary processor connector comprising interrupt request input terminal pins and acknowledge output terminal pins, said secondary processor connector comprising an interrupt request input terminal pin and an acknowledge output terminal pin and an interrupt request output terminal pin and an acknowledge input terminal pin and said interface circuit connectors each comprising an interrupt request output terminal pin and an acknowledge input terminal pin, all of said terminal pins of said connectors extending from said connector to said second side of said backplane in said first section; said bus structure comprising: a primary interrupt bus in said first section for connecting said primary processor connector for interrupt communication with said secondary processor connector and a first of said interface circuit connectors, said primary interrupt bus comprising conductor means connecting said interrupt request output terminal pin of said secondary processor connector to an interrupt request input terminal pin of said primary processor connector, conductor means connecting said interrupt request output terminal pin of said first interface circuit connector to an interrupt request input terminal pin of said primary processor connector, conductor means connecting an acknowledge output terminal pin of said primary processor connector to said acknowledge input terminal pin of said secondary processor connector and conductor means connecting an acknowledge output terminal pin of said primary connector to said acknowledge input terminal pin of said first interface circuit connector, said primary interrupt bus providing interrupt request and acknowledge signaling paths between said primary processor connector and said secondary processor and said first interface circuit connectors in said first section; and a secondary interrupt bus for connecting a second of said interface circuit connectors for interrupt communication with said secondary processor connector and comprising: on said second side and in said second section a group of terminal pins adjacent said secondary processor connector and a group of terminal pins adjacent said second interface circuit connector in said second section a plurality of interrupt request conductors and interrupt acknowledge conductors connecting different ones of the pins in the group of pins adjacent said secondary processor connector to different ones of the pins in the group adjacent said second interface circuit connector; and conductor means extending between pins in said first and said second sections connecting said interrupt request output and acknowledge input terminal pins of said second interface circuit connector in said first section to pins connected to the interrupt request and interrupt acknowledge conductors, respectively, in the group of pins in said second section adjacent said second interface circuit connector and connecting said interrupt request input and acknowledge output terminal pins of said secondary processor connector in said first section to pins connected to the interrupt request and interrupt acknowledge conductors, respectively, of said group of pins in said second section adjacent said secondary processor connector; said secondary interrupt bus thereby providing interrupt request and acknowledge signaling paths between said secondary processor connector and said second interface circuit connector via said second section, whereby all circuit pack connectors, including connectors for mounting a primary processor circuit pack and for mounting a peripheral interface circuit pack designated for interrupt communication with a secondary processor, are spaced along an axis extending in a predetermined direction in the first section of the board, and interrupt connections to a primary processor are established via conductors in the first section and interrupt connections to the secondary processor are established via conductors in the second section and conductors extending between the two sections.
References Cited (Backward Citations)
US4025903A
Cited
US3881174A
Cited
DE2441786A1
Cited
US4296464A
Cited
US4268906A
Cited
US4237535A
Cited
US4309754A
Cited
US4326250A
Cited
US4418386A
Cited
US4415986A
Cited
US4398246A
Cited
US4470114A
Cited
US4511950A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-03-30 | 1990-09-29 | 1991-03-31 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-03-30 | 1994-09-29 | 1995-03-31 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-03-30 | 1998-09-29 | 1999-03-31 | $7700.00 | Window Closed / Lapsed |