US4651284A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and system of circuit pattern understanding and layout
Assignee: Hitachi Ltd
•
Filing: 1985-07-26
•
Granted: 1987-03-17
•
Expires: 2005-07-26
Abstract
Abstract The structure of a circuit which is given basic net data is stored as a pattern, the compliance of the basic net data with the pattern is checked by the separately prepared search function, and upon fulfillment of compliance the pattern is determined to exist within the circuit. The subcircuit to be recognized by elements is not directly defined, but is defined using an intermediate expression defined recursively so as to implement a search through pattern matching. In another form, one input terminal is specified, which is followed by a search for blocks having the terminal as an input node and the search for blocks having one of the output node strings as an input node recursively and cyclically until the output terminal is reached, so as to extract a string of nodes on which the signal is propagated. The system is provided with functions for recognizing and comprehending subsidiary structures of the circuit which are not defined by the entered net data. By the combinational use of the recognition result and the layout shape generating function prepared separately, the layout shape of the subsidiary structures are determined. Shapes of objects determined through the above process are laid out automatically, while avoiding obstacles, within a predetermined space. According to still another form, layout patterns of variable structure memorizing the object layout and wiring affair are prepared in advance, and a layout plan for a circuit having a hierarchical structure is created through the operation of embedding the circuit to be laid out into a pattern.
Inventors
- 👤 Toshinori Watanabe
- 👤 Tetsuya Masuishi
- 👤 Koji Sasaki
- 👤 Koichi Haruna
- 👤 Noboru Horie
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 14:56
CPC Classifications
G; G06; G06F; G06F30/00; G06F30/30; G06F30/39; G06F30/398; Y; Y10; Y10S; Y10S706/00; Y10S706/902; Y10S706/919; Y10S706/921
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
36 words
Pattern understanding method comprising a step of storing in a memory structural patterns of fundamental net data of electronic circuits; and a step of searching the memory for fundamental net data which matches said structural patterns.
Claim 2
Dependent Claim
36 words
Pattern understanding method comprising a step of storing in a memory structural patterns of fundamental net data of electronic circuits; and a step of searching the memory for fundamental net data which matches said structural patterns.
Claim 3
Dependent Claim
65 words
A method according to claim 1 further comprising a step of defining partial circuits using nonterminal symbols defined recursively and storing the defined circuits; a step of extracting a circuit which matches said definition by searching the entered circuit recursively using the output node thereof as an input node; and a step of recognizing and extracting a signal propagation route based on said extracted circuit.
Claim 4
Dependent Claim
65 words
A circuit pattern layout method implemented under provision of elements of an electronic circuit to be laid out, specifications of said elements and information of wiring among said elements, said method comprising a step of understanding a higher-level structure realized by an assembly of elements from said element and wiring information, and a step of generating a layout shape corresponding to said understood higher-level structure.
Claim 5
Dependent Claim
65 words
A circuit pattern layout method implemented under provision of elements of an electronic circuit to be laid out, specifications of said elements and information of wiring among said elements, said method comprising a step of understanding a higher-level structure realized by an assembly of elements from said element and wiring information, and a step of generating a layout shape corresponding to said understood higher-level structure.
Claim 6
Dependent Claim
63 words
A circuit pattern layout method for automatically laying out a system including objects to be laid out and wirings among said objects, said method comprising a step of memorizing layout patterns which hold layout positions of said objects and wiring routes among said objects; and a step of allocating a layout system on said layout positions and wiring routes using said memorized patterns.
Claim 7
Dependent Claim
63 words
A circuit pattern layout method for automatically laying out a system including objects to be laid out and wirings among said objects, said method comprising a step of memorizing layout patterns which hold layout positions of said objects and wiring routes among said objects; and a step of allocating a layout system on said layout positions and wiring routes using said memorized patterns.
Claim 8
Dependent Claim
93 words
An electronic circuit layout method involving a first program for generating organically layout shapes of an electronic component and a second program for selecting a shape which meets a given condition from among said generated layout shapes, characterized in that goal characteristics and goal shape of said electronic component are entered, said first program is initiated to generate cell shapes organically, each generated shape is compared with an already generated shape plan by said second program, one of shapes which matches said input goal is memorized, and said memorized shape plan is outputted.
Claim 9
Dependent Claim
93 words
An electronic circuit layout method involving a first program for generating organically layout shapes of an electronic component and a second program for selecting a shape which meets a given condition from among said generated layout shapes, characterized in that goal characteristics and goal shape of said electronic component are entered, said first program is initiated to generate cell shapes organically, each generated shape is compared with an already generated shape plan by said second program, one of shapes which matches said input goal is memorized, and said memorized shape plan is outputted.
Claim 10
Dependent Claim
32 words
A method according to claim 1, wherein a plurality of patterns including linear type, bend type and parallel type are used as a layout shape when said electronic component is a resistor.
Claim 11
Independent Claim
67 words
A method according to any one of claims 1, 3, 4 or 5, wherein a logic language has local variables provided with information in tree structure, said logic language including basic functions for implementing transaction on tree structure such as information retrieval, information entry and information alteration and a series of functions for implementing information transaction on tree structure based on key word using said basic functions.
Claim 12
Dependent Claim
51 words
A circuit pattern understanding system comprising a means for expressing the structure of subcircuits using symbols of elements and nonterminal symbols defined recursively by the elements based on net data of an electronic circuit, and a means for recognizing and extracting a functionally significant subcircuit through the search of said subcircuit.
Claim 13
Dependent Claim
51 words
A circuit pattern understanding system comprising a means for expressing the structure of subcircuits using symbols of elements and nonterminal symbols defined recursively by the elements based on net data of an electronic circuit, and a means for recognizing and extracting a functionally significant subcircuit through the search of said subcircuit.
References Cited (Backward Citations)
US4055802A
Cited
US4554625A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-03-16 | 1990-09-15 | 1991-03-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-03-16 | 1994-09-15 | 1995-03-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-03-16 | 1998-09-15 | 1999-03-17 | $7700.00 | Window Closed / Lapsed |