Patent US5140558A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4589112A Expired / Lapsed US ⏱️ 0.0 years remaining

System for multiple error detection with single and double bit error correction

Assignee: International Business Machines Corp
•
Filing: 1984-01-26
•
Granted: 1986-05-13
•
Expires: 2004-01-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A system for detecting multiple errors that may occur during transfer of data and for correcting up to two of these errors simultaneously. The system has a component for calculating a number of check bits associated with the data word. Also provided is a component for grouping all data bits into base groups and multiple groups, the sum of the number of base groups and multiple groups being equal to the number of check bits. Up to two weights are assigned for each data bit. The system distributes the data bits among the groups according to the weights assigned thereto. Also provided is a component for generating a check bit for each of the groups and for padding the data word with the check bits to form an appended data word. A generator creates a predetermined number of syndrome bits, the number being the number of check bits. Finally, a decoder is provided for decoding the syndrome bits to identify the erroneous bits in the data word.

Inventors

  • 👤 Faraydon O. Karim

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 17:16
CPC Classifications
H; H03; H03M; H03M13/00; H03M13/03; H03M13/05; H03M13/13

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 187 words
A method for detecting multiple errors that occur during transfer of a data message having a plurality of data bits and for correcting up to two of said errors, the steps comprising: (a) calculating a number of check bits associated with said data message; (b) grouping all data bits in a data message into base groups and multiple layer groups, the sum of the number of base groups and the number of multiple layer groups of data bits being equal to said number of check bits; (c) assigning up to two weights for each data bit; (d) distributing data bits among said groups according to weights assigned thereto; (e) generating a check bit for each of said groups the total number of generated check bits being equal to the number calculated in step (a); (f) padding said data message with said total number of generated check bits to form an appended data message; (g) generating a predetermined number of syndrome bits, said predetermined number being equal to said number of check bits; and (h) decoding said syndrome bits to identify the erroneous bits in said data message.
Claim 2
Independent Claim 187 words
A method for detecting multiple errors that occur during transfer of a data message having a plurality of data bits and for correcting up to two of said errors, the steps comprising: (a) calculating a number of check bits associated with said data message; (b) grouping all data bits in a data message into base groups and multiple layer groups, the sum of the number of base groups and the number of multiple layer groups of data bits being equal to said number of check bits; (c) assigning up to two weights for each data bit; (d) distributing data bits among said groups according to weights assigned thereto; (e) generating a check bit for each of said groups the total number of generated check bits being equal to the number calculated in step (a); (f) padding said data message with said total number of generated check bits to form an appended data message; (g) generating a predetermined number of syndrome bits, said predetermined number being equal to said number of check bits; and (h) decoding said syndrome bits to identify the erroneous bits in said data message.
Claim 3
Dependent Claim 38 words
The method in accordance with claim 1 wherein the number of bits b in one of said base groups is derived from the equation: b=|Log.sub.2 (N)| ps where N is the number of bits in said data message.
Claim 4
Dependent Claim 27 words
The method in accordance with claim 2 wherein the number of bits m in one of said multiple layer groups is derived from the equation: m=|Log.sub.2 (N-b+1)|.
Claim 5
Dependent Claim 30 words
The method in accordance with claim 1 wherein said check bit is generated by performing an EXCLUSIVE OR operation on all of the data bits of the group corresponding thereto.
Claim 6
Dependent Claim 34 words
The method in accordance with claim 4 wherein each of said syndrome bits is generated by performing an EXCLUSIVE OR operation on a check bit and all data bits of the group corresponding thereto.

References Cited (Backward Citations)

US3622982A Cited
US3685014A Cited
US3714629A Cited
US4030067A Cited
US4117458A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-05-12 1989-11-11 1990-05-13 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-05-12 1993-11-11 1994-05-13 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-05-12 1997-11-11 1998-05-13 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag