US4545114A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of producing semiconductor device
Assignee: Yamato Scale Co Ltd
•
Filing: 1983-09-29
•
Granted: 1985-10-08
•
Expires: 2003-09-29
Abstract
Abstract A bipolar or MOS semiconductor device is produced by self-alignment by (a) forming an insulating film on a semiconductor substrate, (b) forming a first conductive film, on the semiconductor substrate and (c) forming a first masking film having a window. The conductive film is then (d) anisotropically etched to form an opening and then, (e) transversely etched to form a protruding portion of the first masking film. A second masking film is (f) forming a second masking film on the insulating film through the window, (g) an uncovered portion of the insulating film under the protruding portion, is etched and (h) a second conductive film connecting the first conductive film and the exposed portion of the semiconductor substrate is formed.
Inventors
- 👤 Takashi Ito
- 👤 Toshihiro Sugii
- 👤 Tetsu Fukano
- 👤 Hiroshi Horie
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 19:13
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/056; H10W20/058; H10P; H10P50/00; H10P50/20; H10P50/26; H10P50/264; H10P50/266; H10P50/267; H10P50/268; H10P50/28; H10P50/282; H10P50/283; H10P76/00; H10P76/40; Y; Y10; Y10S; Y10S438/00; Y10S438/965
Claims Analysis
Total Claims: 19
Claim 1
Independent Claim
149 words
A method of producing a semiconductor device having a substrate, comprising the steps of: (a) forming an insulating film on the semiconductor substrate; (b) forming a first conductive film on the first insulating film; (c) forming a first masking film having a window on the first conductive film; (d) selectively etching the first conductive film to form an opening having similar dimensions to those of the window; (e) transversely etching the first conductive film to enlarge the opening and to form a protruding portion of the first masking film; (f) forming, through the window, a second masking film on the insulating film; (g) selectively etching an uncovered portion of the insulating film under the protruding portion to expose a surface portion of the semiconductor substrate; and (h) forming a second conductive film connecting a side of the first conductive film and the exposed surface portion of the semiconductor substrate.
Claim 2
Independent Claim
149 words
A method of producing a semiconductor device having a substrate, comprising the steps of: (a) forming an insulating film on the semiconductor substrate; (b) forming a first conductive film on the first insulating film; (c) forming a first masking film having a window on the first conductive film; (d) selectively etching the first conductive film to form an opening having similar dimensions to those of the window; (e) transversely etching the first conductive film to enlarge the opening and to form a protruding portion of the first masking film; (f) forming, through the window, a second masking film on the insulating film; (g) selectively etching an uncovered portion of the insulating film under the protruding portion to expose a surface portion of the semiconductor substrate; and (h) forming a second conductive film connecting a side of the first conductive film and the exposed surface portion of the semiconductor substrate.
Claim 3
Dependent Claim
25 words
A method according to claim 1, wherein said step (a) comprises selecting the insulating film from the group consisting of silicon dioxide and silicon nitride.
Claim 4
Dependent Claim
31 words
A method according to claim 1, wherein said step (a) comprises forming the insulating film from a double-layer film including a silicon dioxide film and a silicon nitride film formed thereon.
Claim 5
Dependent Claim
20 words
A method according to claim 1, wherein said step (b) comprises forming the first conductive film from doped polycrystalline silicon.
Claim 6
Dependent Claim
27 words
A method according to claim 1, wherein said step (c) comprises selecting the first masking film from the group consisting of resist, silicon dioxide and silicon nitride.
Claim 7
Dependent Claim
25 words
A method according to claim 1, wherein said step (f) comprises selecting the second masking film from the group consisting of aluminum and silicon nitiride.
Claim 8
Dependent Claim
22 words
A method according to claim 1, wherein said step (h) comprises forming the second conductive film from an oxidizable electrically conductive material.
Claim 9
Dependent Claim
27 words
A method according to claim 7, wherein said step (h) comprises selecting the second conductive film from the group consisting of doped polycrystalline silicon and metal silicide.
Claim 10
Dependent Claim
32 words
A method according to claim 8, further comprising selecting the metal silicide from the group consisting of molybedenum silicide, tungsten silicide, titanium silicide, tantalum silicide, platinum silicide, zirconium silicide and hafniuim silicide.
Claim 11
Dependent Claim
21 words
A method according to claim 1, further comprising, after said etching step (g) the step of removing the second maskIng film.
Claim 12
Dependent Claim
64 words
A method according to claim 10, wherein said forming step (h) comprises the substeps of: (i) forming the second conductive film of doped polycrystalline silicon on the entire exposed surface of the semiconductor device; and (ii) anisotropically etching the second conductive film, until the insulating film is exposed, leaving a portion of the second conductive film adjoining the side of the first conductive film.
Claim 13
Dependent Claim
127 words
A method according to claim 11, wherein after said forming step (h), said method further comprises the steps of: (i) introducing impurities into the semiconductor substrate by an ion-implantation process to form a base region; (j) carrying out a heat treatment under an oxidizing atmosphere, whereby the second conductive film is oxidized to form an oxide film and, simultaneously, impurities doped in the first conductive film and the second conductive film diffuse into the semiconductor substrate to form a base contact region; (k) removing the exposed portion of the insulating film; (l) forming an emitter electrode of doped polycrystalline silicon or doped silicide; and (m) carrying out a heat treatment to diffuse impurities, doped in the emitter electrode, into the semiconductor substrate to form an emitter region.
Claim 14
Dependent Claim
76 words
A method according to claim 11, wherein after said forming step (h), said method further comprises the steps of: (i) carrying out a heat treatment under an oxidizing atmosphere whereby the second conductive film is oxidized to form an oxide film and, simultaneously, impurities doped in the first and second conductive films diffuse into the semiconductor substrate to form a source region and a drain region; and (j) forming a gate electrode on the insulating film.
Claim 15
Dependent Claim
122 words
A method according to claim 10, wherein, after said removing step, said method further comprises the step of introducing impurities into the semiconductor substrate by an ion-implantation process to form a base region ; and wherein said forming step (h) comprises the substeps of: (i) forming a metal film on the insulating film, the first conductive film of doped polycrystalline silicon, and the exposed area of the semiconductor substrate; (ii) converting portions of the metal film, in contact with the first conductive film and the semiconductor substrate, into a metal silicide film by a heat treatment; (iii) removing a portion of the metal film lying on the insulating film; and (iv) thermally oxidizing the metal silicide film to form an oxide film.
Claim 16
Dependent Claim
62 words
A method according to claim 14, wherein after said thermally oxidizing substep (iv), said method further comprises the substeps of: (v) removing the exposed portion of the insulating film; (vi) forming an emitter electrode of doped polycrystalline silicon; and (vii) carrying out a heat treatment to diffuse impurities, doped in the emitter electrode, into the semiconductor substrate to form an emitter region.
Claim 17
Dependent Claim
69 words
A method according to claim 1, wherein ssid forming step (h) comprises the substeps of: (i) forming the second conductive film of doped polycrystalline silicon on the second masking film and the exposed surface portion of the semiconductor substrate; and (ii) anisotropically etching the second conductive film until the insulating film is exposed, leaving a portion of the second conductive film adjoining the side of the first conductive film.
Claim 18
Dependent Claim
124 words
A method according to claim 16, wherein after said forming step (h), said method further comprises the steps of: (i) introducing impurities into the semiconductor substrate by an ion-implantation process to form a base region; (j) carrying out a heat treatment under an oxidizing atmosphere, whereby the second conductive film is oxidized to form an oxide film and, simultaneously, impurities doped in the first conductive film and the second conductive film diffuse into the semiconductor substrate to form a base contact region; (k) removing the exposed portion of the insulating film; (l) forming an emitter electrode of doped polycrystalline silicon; and (m) carrying out a heat treatment to diffuse impurities, doped in the emitter electrode, into the semoconductor substrate to form an emitter region.
Claim 19
Dependent Claim
76 words
A method according to claim 16, wherein after said forming step (h), said method further comprises the steps of: (i) carrying out a heat treatment under an oxidizing atmosphere whereby the second conductive film is oxidized to form an oxide film and, simultaneously, impurities doped in the first and second conductive films diffuse into the semiconductor substrate to form a source region and a drain region; and (j) forming a gate electrode on the insulating film.
References Cited (Backward Citations)
US3916509A
Cited
US4084987A
Cited
US4148054A
Cited
US4157269A
Cited
US4261095A
Cited
US4351099A
Cited
US4358891A
Cited
US4319932A
Cited
US4381953A
Cited
US4378627A
Cited
US4417385A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-10-07 | 1989-04-08 | 1989-10-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-10-07 | 1993-04-08 | 1993-10-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-10-07 | 1997-04-08 | 1997-10-08 | $7700.00 | Window Closed / Lapsed |