Patent EP0619101A1 successfully refreshed from Google Patents.
← Back to Patent Explorer
US4404644A Expired / Lapsed US ⏱️ 0.0 years remaining

Waveform generator

Assignee: Thales Optronics Ltd
•
Filing: 1981-05-14
•
Granted: 1983-09-13
•
Expires: 2001-05-14
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A waveform generator for generating a plurality of repetitive digital waveforms having a common repetition period which is an integral number of periods of a clock signal, the transitions of each waveform during the repetition period occurring synchronously with pulses of the clock signal comprises a digital storage device E which is preprogrammed with waveform data and with time interval data for each of the waveforms, an address counter D, an interval counter G, a latch F and a clock pulse source Y. The interval counter G is arranged to count to a predetermined count number when it is reset to a value determined by the time interval data present at the output of the storage device E and this sequence is repeated. Shortly after the predetermined count number is achieved the interval counter G supplies an address bit to the storage device E and a count signal to the address counter D so that the device E delivers the pertaining waveform data. Shortly before the predetermined count number is next achieved by the interval counter G it delivers a latch operation signal to latch F thereby transferring the available waveform data to the output thereof and this sequence is repeated.

Inventors

  • 👤 Ian H. Howie

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 10:28
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/15; H03K5/15013; H03K5/1502; H03K3/00; H03K3/64

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 404 words
A waveform generator for generating a plurality of repetitive rectangular wave type waveforms having a common repetition period which is an integral number of periods of a clock signal, each waveform being digital (i.e., either ON or OFF) and having transitions between ON and OFF occurring synchronously with pulses of the clock signal, said generator comprising: a digital storage device preprogrammed with waveform data and with time interval data for said waveforms, said time interval data identifying the time intervals between successive transitions of the plurality of said waveforms over their common repetition period and said waveform data identifying the respective amplitudes of the plurality of waveforms during each said time interval, address means including an address counter for addressing the storage device to deliver selected data at the output of the storage device, an interval counter and a waveform-delivery latch connected in parallel to the output of the storage device, and a clock pulse source connected to the count input of the interval counter to advance the count number in the interval counter, wherein said interval counter includes a loading circuit which is intermittently activated by the interval counter attaining a predetermined count number, the activated loading circuit being effective to load data at the output of the storage device into the interval counter and to preset the count number therein to a value determined by the loaded data, means included in said loading circuit for delivering a first output signal to said latch to condition the latch to transfer the data at the output of the storage device to the latch output each time the count number for the interval counter equals a fixed small number of clock pulses less than said predetermined count number, for delivering a second output signal to the count input of the address counter to advance the count therein, and for delivering a third output signal as an address bit in addition to the address bits from the said address counter to address the storage device to deliver time-interval data for loading into said interval counter, and means for delivering a fourth output signal as an address bit in addition to the address bits from the said address counter to address the storage device to deliver waveform data for transfer to the latch output each time a fixed small number of clock pulses has been delivered to the interval counter after attainment of said predetermined count number.
Claim 2
Dependent Claim 404 words
A waveform generator for generating a plurality of repetitive rectangular wave type waveforms having a common repetition period which is an integral number of periods of a clock signal, each waveform being digital (i.e., either ON or OFF) and having transitions between ON and OFF occurring synchronously with pulses of the clock signal, said generator comprising: a digital storage device preprogrammed with waveform data and with time interval data for said waveforms, said time interval data identifying the time intervals between successive transitions of the plurality of said waveforms over their common repetition period and said waveform data identifying the respective amplitudes of the plurality of waveforms during each said time interval, address means including an address counter for addressing the storage device to deliver selected data at the output of the storage device, an interval counter and a waveform-delivery latch connected in parallel to the output of the storage device, and a clock pulse source connected to the count input of the interval counter to advance the count number in the interval counter, wherein said interval counter includes a loading circuit which is intermittently activated by the interval counter attaining a predetermined count number, the activated loading circuit being effective to load data at the output of the storage device into the interval counter and to preset the count number therein to a value determined by the loaded data, means included in said loading circuit for delivering a first output signal to said latch to condition the latch to transfer the data at the output of the storage device to the latch output each time the count number for the interval counter equals a fixed small number of clock pulses less than said predetermined count number, for delivering a second output signal to the count input of the address counter to advance the count therein, and for delivering a third output signal as an address bit in addition to the address bits from the said address counter to address the storage device to deliver time-interval data for loading into said interval counter, and means for delivering a fourth output signal as an address bit in addition to the address bits from the said address counter to address the storage device to deliver waveform data for transfer to the latch output each time a fixed small number of clock pulses has been delivered to the interval counter after attainment of said predetermined count number.

References Cited (Backward Citations)

US4001557A Cited
US4064423A Cited
US4346448A Cited
US4283768A Cited
US4335442A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1986-09-12 1987-03-14 1987-09-13 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1990-09-12 1991-03-14 1991-09-13 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1994-09-12 1995-03-14 1995-09-13 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag