US4379239A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Circuit for generating a trigger pulse
Assignee: ATLA FAHRZEUGTECHNIK EGGENPFAD 226 5980 WERDOHL Firma GmbH
•
Filing: 1982-06-23
•
Granted: 1983-04-05
•
Expires: 2002-06-23
Abstract
Abstract Circuit for generating a trigger pulse delayed within a period of a periodical motion of variable periodic time, the phase lag relative to a zero phase being dependent on the periodic time and other parameters, a zero pulse and angle pulses starting at zero 5 phase being generated, the pulse frequency being inversely proportional to the periodic time, the angle pulses being fed into a counter and correcting data being generated within every period during a constant-time window. The technical problem the invention relates to is to design the circuit so that a single sequence of angle pulses may be evaluated and no control pulses are necessary except a reference pulse for defining a reference phase. According to the invention the following solution to the problem is proposed: during a constant-time window the angle pulses are varied under control so that each single pulse may be duplicated, counted normally, or suppressed. In this way correcting pulses according to individual characteristics may be generated during the time window.
Inventors
- 👤 Manfred Knuefelmann
- 👤 Burkhard Brandner
- 👤 Reinhold Blauhut
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 17:55
CPC Classifications
F; F02; F02P; F02P5/00; F02P5/04; F02P5/145; F02P5/15; F02P5/1502; F02P5/1514; Y; Y02; Y02T; Y02T10/00; Y02T10/10; Y02T10/40
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
215 words
Circuit for generating a trigger pulse delayed within a period of a motion of variable periodic time, the phase lag relative to a zero phase being dependent on the periodic time and other parameters, a zero pulse and angle pulses starting at zero phase being generated, the pulse frequency being inversely proportional to the periodic time, the angle pulses being fed into a counter and correcting data being generated within every period during a constant-time window, characterized by the following elements: (a) During every period the angle pulses are counted by a phase address counter (20) the output of which provides a multi-bit address signal assigned to the respective angle pulse; (b) the multi-bit address signal is fed into the input of a correction data memory (22) the output of which provides a multi-bit correction signal; (c) the output of the correction data memory (22) can be disabled by the output pulse of a time window circuit (25) (d) the angle pulses are fed into a controlled pulse duplicator (13) the duplicating input (14) of which is controlled by one bit of the multi-bit correction signal; (e) the output of the controlled duplicator (13) is connected to a counter (15) with a disable input (17) controlled by a second bit of the multi-bit correction signal.
Claim 2
Dependent Claim
215 words
Circuit for generating a trigger pulse delayed within a period of a motion of variable periodic time, the phase lag relative to a zero phase being dependent on the periodic time and other parameters, a zero pulse and angle pulses starting at zero phase being generated, the pulse frequency being inversely proportional to the periodic time, the angle pulses being fed into a counter and correcting data being generated within every period during a constant-time window, characterized by the following elements: (a) During every period the angle pulses are counted by a phase address counter (20) the output of which provides a multi-bit address signal assigned to the respective angle pulse; (b) the multi-bit address signal is fed into the input of a correction data memory (22) the output of which provides a multi-bit correction signal; (c) the output of the correction data memory (22) can be disabled by the output pulse of a time window circuit (25) (d) the angle pulses are fed into a controlled pulse duplicator (13) the duplicating input (14) of which is controlled by one bit of the multi-bit correction signal; (e) the output of the controlled duplicator (13) is connected to a counter (15) with a disable input (17) controlled by a second bit of the multi-bit correction signal.
Claim 3
Dependent Claim
36 words
Circuit according to claim 1, characterized in that a pulse duplicator (12) is arranged to drive the controlled duplicator (13) and that the output pulses of the pulse duplicator (12) drive the phase address counter (20).
Claim 4
Dependent Claim
38 words
Circuit according to claim 2, characterized in that the line (11) carrying the zero pulse is connected to the trigger input (26) of the time window circuit (25) and to the reset input (18) of the counter (15).
Claim 5
Dependent Claim
39 words
Circuit according to claims 1 or 2 or 3, characterized in that the output bus (27) of the correction data memory is connected to a multiplexer (28) the inputs lines (29) of which are controlled by additional control signals.
References Cited (Backward Citations)
US3652832A
Cited
DE1917389C
Cited
US3696303A
Cited
DE2010999C3
Cited
US3976043A
Cited
DE2512166C2
Cited
US4018202A
Cited
US4233592A
Cited
US4298941A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1986-04-04 | 1986-10-04 | 1987-04-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1990-04-04 | 1990-10-04 | 1991-04-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1994-04-04 | 1994-10-04 | 1995-04-05 | $7700.00 | Window Closed / Lapsed |