US4332008A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Microprocessor apparatus and method
Assignee: Zilog Inc
•
Filing: 1979-11-09
•
Granted: 1982-05-25
•
Expires: 1999-11-09
Abstract
Abstract Microprocessor apparatus in which the CPU generates as an integral function memory refresh addresses for an external dynamic memory without degradation of CPU performance. The CPU architecture is optimized by dividing the CPU devices selectively into groups during different time periods by the use of switching devices in the internal bus structure.
Inventors
- 👤 Masatoshi Shima
- 👤 Federico Faggin
- 👤 Ralph K. Ungermann
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 19:02
CPC Classifications
G; G06; G06F; G06F15/00; G06F15/76; G06F15/78; G06F15/7839; G06F15/7864; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/406
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
257 words
A digital central processing unit, on a microcomputer chip comprising: a program counter, a memory refresh counter, address bus terminals, data bus terminals, means responsive to a clock signal for connecting the value of said program counter to said address bus terminals in a first period of a repetitive machine operation fetch cycle, whereby controlling program operation codes can be obtained at the data bus terminals from a memory connected to said address bus and data bus terminals, means responsive to an operation code received from said data bus terminals during said first period for carrying out during the second period of each such machine cycle the operations specified by such code, means responsive to said clock signal for connecting the value of said memory refresh counter to said address bus terminals in a second period of time of said fetch cycle, thereby to address according to the value of said memory refresh counter, a portion of any memory connected to the address bus terminals, said second period of time following immediately said first period, and means for incrementing each of said program and memory refresh counters before the next succeeding of said machine operation code fetch cycles, whereby an addressed protion of any memory connected to said address bus terminals is refreshed during the second period of each such machine cycle when the central processing unit otherwise does not use the address but terminals, the refreshing of the entire memory occurring after a plurality of such machine cycles occurs, all without slowing down the processing unit.
Claim 2
Dependent Claim
257 words
A digital central processing unit, on a microcomputer chip comprising: a program counter, a memory refresh counter, address bus terminals, data bus terminals, means responsive to a clock signal for connecting the value of said program counter to said address bus terminals in a first period of a repetitive machine operation fetch cycle, whereby controlling program operation codes can be obtained at the data bus terminals from a memory connected to said address bus and data bus terminals, means responsive to an operation code received from said data bus terminals during said first period for carrying out during the second period of each such machine cycle the operations specified by such code, means responsive to said clock signal for connecting the value of said memory refresh counter to said address bus terminals in a second period of time of said fetch cycle, thereby to address according to the value of said memory refresh counter, a portion of any memory connected to the address bus terminals, said second period of time following immediately said first period, and means for incrementing each of said program and memory refresh counters before the next succeeding of said machine operation code fetch cycles, whereby an addressed protion of any memory connected to said address bus terminals is refreshed during the second period of each such machine cycle when the central processing unit otherwise does not use the address but terminals, the refreshing of the entire memory occurring after a plurality of such machine cycles occurs, all without slowing down the processing unit.
Claim 3
Dependent Claim
207 words
A digital processor system, comprising: means for generating clock signals, dynamic random access memory means including address and data terminals, said memory being of the type that requires periodic refreshing, central microprocessor unit means receiving said clock signals for generating timing cycles, said central microprocessor unit means including address and data terminals, address bus means for connecting said central microprocessor unit means address terminals to said memory means address terminals, data bus means for connecting said central microprocessor unit data terminals to said memory means data terminals, said central microprocessor timing cycles including time periods in which an instruction code is received by said central microprocessor via said data bus means from said memory means in response to an address applied to said memory means via said address bus means by said central microprocessor means, said central microprocessor unit processing a received instruction code in time periods immediately subsequent to the receipt of an instruction code, and said address refresh signals being generated during said time periods in which said central microprocessor unit is processing a received instruction code, whereby memory refresh is accomplished while the central processor does not need use of the address bus, thereby accomplishing memory refresh without interrupting operation of the central microprocessor.
Claim 4
Dependent Claim
207 words
A digital processor system, comprising: means for generating clock signals, dynamic random access memory means including address and data terminals, said memory being of the type that requires periodic refreshing, central microprocessor unit means receiving said clock signals for generating timing cycles, said central microprocessor unit means including address and data terminals, address bus means for connecting said central microprocessor unit means address terminals to said memory means address terminals, data bus means for connecting said central microprocessor unit data terminals to said memory means data terminals, said central microprocessor timing cycles including time periods in which an instruction code is received by said central microprocessor via said data bus means from said memory means in response to an address applied to said memory means via said address bus means by said central microprocessor means, said central microprocessor unit processing a received instruction code in time periods immediately subsequent to the receipt of an instruction code, and said address refresh signals being generated during said time periods in which said central microprocessor unit is processing a received instruction code, whereby memory refresh is accomplished while the central processor does not need use of the address bus, thereby accomplishing memory refresh without interrupting operation of the central microprocessor.
Claim 5
Dependent Claim
27 words
The combination of claim 2 wherein said central processing unit is a digital microprocessor system central processing unit contained on a single large scale integration circuit chip.
Claim 6
Dependent Claim
165 words
In a digital system having a central microprocessing unit (CPU) and refreshable memory connected to a common address bus, wherein controlling program instruction codes are stored in said memory for access by said CPU, a process of accessing said program codes by said CPU and maintaining said memory, comprising repetitively performing the steps of: placing on said address bus from said CPU an address of a particular location in memory where a desired instruction code is located, reading that code into the CPU, executing the instruction carried by the code in the CPU, and simultaneously with the execution step, addressing from the CPU through said address bus a portion of said memory to be refreshed and enabling said memory, a different memory portion from the last being addressed during each of sequential executions of the process, whereby the memory is periodically refreshed when the CPU otherwise does not need to use the address bus, thus accomplishing memory refresh without having to slow down the CPU.
Claim 7
Dependent Claim
165 words
In a digital system having a central microprocessing unit (CPU) and refreshable memory connected to a common address bus, wherein controlling program instruction codes are stored in said memory for access by said CPU, a process of accessing said program codes by said CPU and maintaining said memory, comprising repetitively performing the steps of: placing on said address bus from said CPU an address of a particular location in memory where a desired instruction code is located, reading that code into the CPU, executing the instruction carried by the code in the CPU, and simultaneously with the execution step, addressing from the CPU through said address bus a portion of said memory to be refreshed and enabling said memory, a different memory portion from the last being addressed during each of sequential executions of the process, whereby the memory is periodically refreshed when the CPU otherwise does not need to use the address bus, thus accomplishing memory refresh without having to slow down the CPU.
Claim 8
Dependent Claim
182 words
In a digital system having a central microprocessing unit (CPU) and a dynamic memory connected to common address and data buses, said CPU including a repetitive machine cycle as part of its operation wherein an instruction code location memory address is placed on the address bus in a first increment of time and the instruction code is received by the CPU on the data bus in a second increment of time, followed by a third increment of time in which the CPU executes the received instruction, a method of refreshing said memory, comprising the steps of placing on the address bus during said third increment of time the address of a segment of memory locations and enabling the memory, thereby to refresh the addressed segment of the memory, these steps being repeated in a similar manner in subsequent machine cycles with a different segment of memory locations being addressed each time until the entire memory has been refreshed, at which time the process is repeated, whereby the entire memory is periodically refreshed without having to interrupt the CPU operation for that purpose.
Claim 9
Dependent Claim
182 words
In a digital system having a central microprocessing unit (CPU) and a dynamic memory connected to common address and data buses, said CPU including a repetitive machine cycle as part of its operation wherein an instruction code location memory address is placed on the address bus in a first increment of time and the instruction code is received by the CPU on the data bus in a second increment of time, followed by a third increment of time in which the CPU executes the received instruction, a method of refreshing said memory, comprising the steps of placing on the address bus during said third increment of time the address of a segment of memory locations and enabling the memory, thereby to refresh the addressed segment of the memory, these steps being repeated in a similar manner in subsequent machine cycles with a different segment of memory locations being addressed each time until the entire memory has been refreshed, at which time the process is repeated, whereby the entire memory is periodically refreshed without having to interrupt the CPU operation for that purpose.
References Cited (Backward Citations)
US3760379A
Cited
US3748651A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1985-05-24 | 1985-11-23 | 1986-05-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1989-05-24 | 1989-11-23 | 1990-05-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1993-05-24 | 1993-11-23 | 1994-05-25 | $7700.00 | Window Closed / Lapsed |