← Back to Patent Explorer
US4324142A Expired / Lapsed US ⏱️ 0.0 years remaining

Circuit for processing the signals received by a mosaic of ultrasonic transducers in B-mode echography

Assignee: US Philips Corp
•
Filing: 1980-06-30
•
Granted: 1982-04-13
•
Expires: 2000-06-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A processing circuit is connected to the output of a mosaic which consists of n first electrodes on a first principal surface of a TGS plate and 2p second electrodes on the second principal surface thereof. The circuit is constructed so that the output connections of the second electrodes are grouped in p resultant groups which are connected, via p paths which each comprise an amplifier and a variable delay line, to the inputs of a first adder. The output of the first adder is connected, via a network of (q-1) delay lines having a fixed delay time, to the inputs of q parallel variable delay lines which are connected in parallel and which are connected to the inputs of a second adder. The delay times thus realized are controlled so that a first ultrasonic lens and a second ultrasonic lens are successively formed.

Inventors

  • 👤 Michel J. Auphan
  • 👤 Ludo C. J. Baghuis

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 14:01
CPC Classifications
G; G01; G01S; G01S15/00; G01S15/88; G01S15/89; G01S15/8906; G01S15/8909; G01S15/8915; G01S15/8925; G01S7/00; G01S7/52; G01S7/52017; G01S7/52046; G01S7/52047; G10; G10K; G10K11/00; G10K11/18; G10K11/26; G10K11/34; G10K11/341; G10K11/346

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 348 words
A circuit for processing echo signals which are produced, in reaction to a series of emitted ultrasonic pulses, by a mosaic of ultrasonic transducers, the mosaic being formed by n first electrodes which are disposed as parallel lines on a first principal surface of a plate of electrostrictive material and which can be polarized independently of each other and by 2p second electrodes which are disposed as parallel lines which extend perpendicular to the first electrodes, comprising: p amplifiers each amplifier having an input, which is connected to a symmetrical pair of said second electrodes, and an output; p first variable delay lines each first delay line having an input, which is connected to the output of a corresponding one of the amplifiers, and an output; a first adder having p inputs, each of which is connected to an output of a corresponding one of the first delay lines, and an output; a cascade network of q-1 fixed delay lines, the input of a first delay line in the cascade being connected to the output of the first amplifier; q second variable delay lines, one of said second variable delay lines having an input connected to the output of the first amplifier and each of the remaining second variable delay lines having an input connected to the output of a corresponding one of the q-1 delay lines in the cascade network; and a second adder having q inputs, each connected to the output of a corresponding one of said second delay lines, and an output which supplies processed echo signals; the delay times of the first variable delay lines being determined so that the amplifiers, first variable delay lines and the first adder form the electrical equivalent of a first cylindrical ultrasonic lens whose axis extends parallel to the second electrodes and the delay times of the second variable delay lines being controlled so that the fixed delay lines, the second variable delay lines and the second adder form the electrical equivalent of a second cylindrical ultrasonic lens having an axis which extends parallel to the first electrodes.
Claim 2
Dependent Claim 348 words
A circuit for processing echo signals which are produced, in reaction to a series of emitted ultrasonic pulses, by a mosaic of ultrasonic transducers, the mosaic being formed by n first electrodes which are disposed as parallel lines on a first principal surface of a plate of electrostrictive material and which can be polarized independently of each other and by 2p second electrodes which are disposed as parallel lines which extend perpendicular to the first electrodes, comprising: p amplifiers each amplifier having an input, which is connected to a symmetrical pair of said second electrodes, and an output; p first variable delay lines each first delay line having an input, which is connected to the output of a corresponding one of the amplifiers, and an output; a first adder having p inputs, each of which is connected to an output of a corresponding one of the first delay lines, and an output; a cascade network of q-1 fixed delay lines, the input of a first delay line in the cascade being connected to the output of the first amplifier; q second variable delay lines, one of said second variable delay lines having an input connected to the output of the first amplifier and each of the remaining second variable delay lines having an input connected to the output of a corresponding one of the q-1 delay lines in the cascade network; and a second adder having q inputs, each connected to the output of a corresponding one of said second delay lines, and an output which supplies processed echo signals; the delay times of the first variable delay lines being determined so that the amplifiers, first variable delay lines and the first adder form the electrical equivalent of a first cylindrical ultrasonic lens whose axis extends parallel to the second electrodes and the delay times of the second variable delay lines being controlled so that the fixed delay lines, the second variable delay lines and the second adder form the electrical equivalent of a second cylindrical ultrasonic lens having an axis which extends parallel to the first electrodes.
Claim 3
Dependent Claim 45 words
A circuit as claimed in claim 1 for processing echo signals from ultrasonic pulses which are emitted at a constant repetition frequency wherein the delay time of each fixed delay line is equal to the reciprocal of the repetition frequency of the emitted ultrasonic pulses.

References Cited (Backward Citations)

US4112411A Cited
US4131023A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1985-04-12 1985-10-12 1986-04-13 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1989-04-12 1989-10-12 1990-04-13 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1993-04-12 1993-10-12 1994-04-13 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag