Patent US1949917A successfully refreshed from Google Patents.
US4308467A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Electronic circuitry
Assignee: Micron Technology Inc
•
Filing: 1979-11-02
•
Granted: 1981-12-29
•
Expires: 1999-11-02
Abstract
Abstract An electronic circuit, suitable for use in a digital-to-analog converter, wherein a ladder network is provided to obtain a 2:1 successive reduction in the amount of current flow through successive shunt arms of the ladder network. The ladder network includes a plurality of serially coupled resistance means, at least a portion thereof comprising a resistor and a serially coupled transistor, and a plurality of shunt coupled resistors disposed in the shunt arms of the ladder network. A plurality of pairs of switching transistors, each pair thereof being adapted for coupling to a pair of complmentary switching signals produced in response to a bit of the digital word being converted, each one of the shunt resistors being coupled to a corresponding one of the pairs of switching transistors.
Inventors
- 👤 M. V. Kolluri
- 👤 Clyde M. Brown, Jr.
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 15:32
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/66; H03M1/74; H03M1/78; H03M1/785
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
341 words
An electronic circuit for converting a digital word into an analog signal, such circuit comprising: a plurality of serially coupled resistance means, at least a portion of such serially coupled resistance means comprising: (i) a resistor; (ii) a transistor serially connected to the resistor; and, (iii) means for biasing such transistor to conduction to provide such transistor with a predetermined conducting resistance; a plurality of shunt coupled resistors, each one of the plurality of serially coupled resistance means being coupled between a pair of the shunt coupled resistors; a plurality of pairs of switching transistors, each one of the plurality of shunt coupled resistors being serially coupled to a corresponding one of the plurality of pairs of switching transistors; means, responsive to each one of the bits of digital words, for producing a pair of complementary switching signals in response to each one of the bits; means for coupling each one of the pairs of switching transistors to a corresponding one of the pair of complementary switching signals, a first one of the pair of switching transistors in each of the pairs thereof being coupled to one of the pair of complementary switching signals and a second one of the pair of switching transistors in each of the pairs thereof being coupled to the other one of the pair of complementary switching signals, including means for placing one of the switching transistors in each of the pairs thereof in a conducting condition and the other one of such switching transistors in each of the pairs thereof in a nonconducting condition selectively in accordance with the bits of the digital word fed to the pair of switching transistors; wherein the conducting resistance of the transistors in the serially coupled resistance means compensates for conducting resistances of the conducting switching transistors to provide successive two-to-one current flow reductions in currents passing through successive ones of the shunt coupled resistors; and means responsive to the current flow through the first one of the switching transistors in the pairs thereof for producing the analog signal.
Claim 2
Dependent Claim
341 words
An electronic circuit for converting a digital word into an analog signal, such circuit comprising: a plurality of serially coupled resistance means, at least a portion of such serially coupled resistance means comprising: (i) a resistor; (ii) a transistor serially connected to the resistor; and, (iii) means for biasing such transistor to conduction to provide such transistor with a predetermined conducting resistance; a plurality of shunt coupled resistors, each one of the plurality of serially coupled resistance means being coupled between a pair of the shunt coupled resistors; a plurality of pairs of switching transistors, each one of the plurality of shunt coupled resistors being serially coupled to a corresponding one of the plurality of pairs of switching transistors; means, responsive to each one of the bits of digital words, for producing a pair of complementary switching signals in response to each one of the bits; means for coupling each one of the pairs of switching transistors to a corresponding one of the pair of complementary switching signals, a first one of the pair of switching transistors in each of the pairs thereof being coupled to one of the pair of complementary switching signals and a second one of the pair of switching transistors in each of the pairs thereof being coupled to the other one of the pair of complementary switching signals, including means for placing one of the switching transistors in each of the pairs thereof in a conducting condition and the other one of such switching transistors in each of the pairs thereof in a nonconducting condition selectively in accordance with the bits of the digital word fed to the pair of switching transistors; wherein the conducting resistance of the transistors in the serially coupled resistance means compensates for conducting resistances of the conducting switching transistors to provide successive two-to-one current flow reductions in currents passing through successive ones of the shunt coupled resistors; and means responsive to the current flow through the first one of the switching transistors in the pairs thereof for producing the analog signal.
Claim 3
Dependent Claim
240 words
Current divider circuitry comprising: a ladder network means, adapted for coupling to a voltage source, for separating current supplied by the voltage source into a plurality of successively coupled shunt paths in a predetermined pattern with the amount of current in a succeeding shunt path being a predetermined fraction of the amount of current in the preceeding shunt path, such network comprising: (i) a plurality of serially coupled resistance means, at least a portion of such resistance means comprising: a resistor; a serially coupled transistor; and means for biasing such transistor to conduction with a predetermined conducting resistance; and (ii) a plurality of shunt coupled resistors, each one of the series coupled resistance means being coupled between a pair of the shunt coupled resistors, each one of the shunt coupled resistors being disposed in a corresponding one of the shunt paths; a plurality of pairs of switching transistors, each one of the shunt coupled resistors being serially coupled to a pair of the plurality of pairs of switching transistors and each one of the pairs of transistors being adapted for coupling to a pair of complementary switching signals to place a selected one of such switching transistors in the pairs thereof in conduction; and wherein the conducting resistance of the transistor in the serially coupled resistance means compensates for the conducting resistance of the conducting one of the transistors in the pairs thereof to provide the predetermined current pattern separation.
Claim 4
Dependent Claim
240 words
Current divider circuitry comprising: a ladder network means, adapted for coupling to a voltage source, for separating current supplied by the voltage source into a plurality of successively coupled shunt paths in a predetermined pattern with the amount of current in a succeeding shunt path being a predetermined fraction of the amount of current in the preceeding shunt path, such network comprising: (i) a plurality of serially coupled resistance means, at least a portion of such resistance means comprising: a resistor; a serially coupled transistor; and means for biasing such transistor to conduction with a predetermined conducting resistance; and (ii) a plurality of shunt coupled resistors, each one of the series coupled resistance means being coupled between a pair of the shunt coupled resistors, each one of the shunt coupled resistors being disposed in a corresponding one of the shunt paths; a plurality of pairs of switching transistors, each one of the shunt coupled resistors being serially coupled to a pair of the plurality of pairs of switching transistors and each one of the pairs of transistors being adapted for coupling to a pair of complementary switching signals to place a selected one of such switching transistors in the pairs thereof in conduction; and wherein the conducting resistance of the transistor in the serially coupled resistance means compensates for the conducting resistance of the conducting one of the transistors in the pairs thereof to provide the predetermined current pattern separation.
Claim 5
Dependent Claim
60 words
The circuitry recited in claim 2 wherein the conducting resistance of the serially coupled transistor in at least one of the serially coupled resistance means is substantially half the sum of the conducting resistances of the conducting ones of the transistors in the pairs of the switching transistors between which such one of the serially coupled resistance means is coupled.
References Cited (Backward Citations)
US3610960A
Cited
US4014238A
Cited
US3976894A
Cited
US4234807A
Cited
US4197472A
Cited
US4138665A
Cited
US4213120A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1984-12-28 | 1985-06-29 | 1985-12-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1988-12-28 | 1989-06-29 | 1989-12-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1992-12-28 | 1993-06-29 | 1993-12-29 | $7700.00 | Window Closed / Lapsed |