← Back to Patent Explorer
US4192451A Expired / Lapsed US ⏱️ 0.0 years remaining

Digital diagnostic system employing signature analysis

Assignee: Micron Technology Inc
•
Filing: 1978-05-30
•
Granted: 1980-03-11
•
Expires: 1998-05-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A digital diagnostic system employs signature analysis for locating faults at the system, module, or circuit component level in electronic equipment. Predetermined correct signatures and diagnostic decision tree information for a particular device under test are stored in system memory. The diagnostic system exercises the device under test to generate signatures which are obtained at various predetermined test points and electronically compared with a stored signature. From the diagnostic decision tree information, a troubleshooting sequence is automatically established which leads directly to a faulty module or component. In-circuit microprocessor emulation may be utilized to generate one or more of the signature signals.

Inventors

  • 👤 Stephen Swerling
  • 👤 Steven R. Smith
  • 👤 Thomas W. Wiesmann

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-22 21:06
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/22; G06F11/26; G06F11/261; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/319; G01R31/3193; G01R31/31935; G06F11/273; G06F11/277; G06F2201/00; G06F2201/83

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 114 words
An apparatus for diagnosing faults in a unit under test containing digital electronic circuits, comprising: a signature generator connectable to preselected locations in said digital electronic circuits for receiving digital signals in the form of predetermined bit patterns generated by said unit under test, said signature generator comprising a feedback shift register which generates cyclic redundancy check character test signatures in accordance with said predetermined bit patterns and synchronous start, stop, and clock signals provided by said unit under test; means for storing predetermined correct signatures associated with selected locations in said unit under test; and means for electronically comparing said test signatures with said predetermined signatures in a predetermined manner under program control.
Claim 2
Independent Claim 114 words
An apparatus for diagnosing faults in a unit under test containing digital electronic circuits, comprising: a signature generator connectable to preselected locations in said digital electronic circuits for receiving digital signals in the form of predetermined bit patterns generated by said unit under test, said signature generator comprising a feedback shift register which generates cyclic redundancy check character test signatures in accordance with said predetermined bit patterns and synchronous start, stop, and clock signals provided by said unit under test; means for storing predetermined correct signatures associated with selected locations in said unit under test; and means for electronically comparing said test signatures with said predetermined signatures in a predetermined manner under program control.
Claim 3
Dependent Claim 29 words
An apparatus in accordance with claim 1 wherein said comparison means includes a micoprocessing unit, memory means, and a bus interconnecting said microprocessing unit, memory means, and signature generator.
Claim 4
Dependent Claim 24 words
An apparatus in accordance with claim 2 further including display means coupled to said bus for displaying said predetermined signatures and said test signatures.
Claim 5
Dependent Claim 31 words
An apparatus in accordance with claim 2 further including program input means coupled to said bus for inputting predetermined diagnostic programs for troubleshooting said unit under test in a predetermined manner.
Claim 6
Dependent Claim 60 words
An apparatus in accordance with claim 2 further including in-circuit emulation means coupled to said bus and being connectable to said unit under test for exercising said unit under test by emulating signal generating and control portions thereof, said in-circuit emulation means further generating said synchronous start, stop, and clock signals and providing such signals directly to said signature generator.
Claim 7
Dependent Claim 43 words
An apparatus in accordance with claim 2 further including input means for inputting predetermined signature data and diagnostic decision tree information related to said unit under test, and indication means indicating in a predetermined sequence said selected locations for connecting said signature generator.

References Cited (Backward Citations)

US3764995A Cited
US3813647A Cited
US3916306A Cited
US4012625A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1983-03-11 1983-09-10 1984-03-11 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1987-03-11 1987-09-10 1988-03-11 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1991-03-11 1991-09-10 1992-03-11 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag