Means and methods for providing greater speed and flexibility of microinstruction sequencing

Claim 2

In a cyclically operating microprogrammed data processing system having a plurality of possible states indicating system conditions and wherein a cycle corresponds to the time between clock pulses, the combination comprising: microinstruction memory means for storing selectively addressable microinstruction control words each containing a microinstruction to be executed and an accompanying sequencing control portion; microinstruction memory output means for storing a microinstruction control word read out from said microinstruction memory means; microinstruction execution means for executing during a cycle a microinstruction contained in a microinstruction control word stored in said output means; addressing means operable concurrently with said execution means during a cycle for addressing said microinstruction memory means so as to read out a next microinstruction control word therefrom for storage in said output means; and sequencing control means operable concurrently with said execution means and said addressing means during a cycle, said sequencing control means being responsive to a sequencing control portion stored in said output means during a cycle and the states of selected system conditions for providing during the same cycle a microinstruction control indication, and a plurality of inhibit indications; said sequencing control means including logic circuit means responsive to said inhibit indications for selectively controlling storage in said output means of a microinstruction control word read out of said microinstruction memory means and also selectively controlling execution of the microinstruction contained in said output means during a current cycle and during the next occuring cycle; said logic circuit means being responsive to said microinstruction control indication when it is of a first type for controlling the addressing provided by said addressing means in the next cycle and when it is of a second type for modifying the operations provided by said logic circuit means in response to said inhibit indications.

Claim 3

The invention in accordance with claim 1, wherein said sequencing control means operates to select particular system conditions from those provided by said data processing system during a cycle in response to selection information derived from the sequencing control portion contained in a microinstruction control word stored in said output means.

Claim 4

The invention in accordance with claim 1, wherein said inhibit indications provided by said sequencing control means during a cycle selectively comprise neither, one or both of first and second inhibit signals, wherein said system includes storing means for storing the results of microinstruction execution during a cycle, wherein said logic circuit means is responsive to said first inhibit signal being provided during a cycle so as to prevent storage of microinstruction execution results obtained during the cycle in said storage means, and wherein said logic circuit means is responsive to said second inhibit signal being provided during a cycle so as to prevent a microinstruction control word read out from said microinstruction memory means during the cycle from being stored in said output means.

Claim 5

The invention in accordance with claim 3, wherein said logic circuit means is additionally responsive to said second inhibit signal being provided during a cycle so as to prevent storage of microinstruction execution results in said storage means during the next following cycle.

Claim 6

The invention in accordance with claim 4, wherein said logic circuit means is responsive to a next microinstruction control indication of said second type provided during a current cycle to modify its operations in a manner so as to permit storage of microinstruction execution results in said storage means during the next following cycle, while still preventing a microinstruction control word read out from said microinstruction memory means during a current cycle from being stored in said output means.

Claim 7

The invention in accordance with claim 5, wherein each microinstruction control word contains an assumed next microinstruction address portion, wherein said microinstruction control indication of said first type indicates whether the assumed next microinstruction is the correct next microinstruction to be executed, wherein said sequencing control means is responsive to an indication that the assumed next microinstruction is the correct next microinstruction for causing neither of said first and second inhibit signals to be produced, and wherein said sequencing control means is responsive to an indication that the assumed next microinstruction is not the correct next microinstruction to cause at least one of said first and second inhibit signals to be produced.

Claim 8

The invention in accordance with claim 6, wherein said sequencing control means is additionally responsive to an incorrect next microinstruction indication for determining the correct next microinstruction address, and wherein said logic circuit means is responsive to an incorrect next microinstruction indication to cause said addressing means to next address said microinstruction memory means with the correct next microinstruction address determined by said sequencing control means.

Claim 9

The invention in accordance with claim 1, wherein said sequencing control means includes sequence control memory means for storing selectively addressable sequence control words each containing a branch index portion and a condition select portion; wherein said sequence control memory is addressed during a cycle to read out a selected sequence control word in response to the sequencing control portion contained in a microinstruction control word stored in said output means; wherein said selected system conditions are selected by said sequencing control means during a cycle in response to the conditions select portion of a sequence control word read out from said sequence control memory means during the cycle; and wherein said microinstruction control indication and said plurality of inhibit indications are provided by said sequencing control means during the cycle in response to the branch index portion of a sequence control word read out from said sequence control memory means during the cycle.

Claim 10

The invention in accordance with claim 8, wherein each sequence control word additionally includes an alternate address portion indicating at least one alternate next microinstruction address, and wherein said logic circuit means is selectively operable in response to a microinstruction control indication of said first type to select said alternate next microinstruction address as the correct next microinstruction address for use by said addressing means in the next cycle.

Claim 11

The invention in accordance with claim 8, wherein said microinstruction memory means and said sequence control memory means each comprise a programmable read-only memory.

Claim 12

In a cyclically operating microprogrammed data processing system having a plurality of possible states indicating system conditions and wherein a cycle corresponds to the time between clock pulses and wherein the system performs an operation using a microinstruction flow structure containing at least one branching point, the combination comprising: microinstruction memory means for storing selectively addressable microinstruction control words, each microinstruction control word containing (a) a microinstruction to be executed, (b) an assumed next address portion indicating the address of the microinstruction control word containing an assumed next microinstruction, and (c) a sequencing contol portion for use in providing correct next microinstruction sequencing; microinstruction memory output means for storing a microinstruction control word read out from said microinstruction memory means; microinstruction execution means for executing during a cycle a microinstruction contained in a microinstruction control word stored in said output means; addressing means operable concurrently with said microinstruction execution means during a cycle for normally addressing said microinstruction memory means so as to read out therefrom for storage in said output means in the next cycle the microinstruction control word indicated by the next address portion contained in a microinstruction control word stored in said output means during a current cycle; sequencing control means operable concurrently with said execution means and said addressing means during a cycle, said sequencing control means being responsive to the sequencing portion of a microinstruction control word stored in said output means and the states of selected system condition signals for providing a microinstruction control indication, and a plurality of inhibit indications; said sequencing control means including logic circuit means responsive to said inhibit indications for selectively controlling storage in said output means of said next microinstruction control word read out of said microinstruction memory means and also selectively controlling execution of the microinstruction contained in said output means during a current cycle and during the next occurring cycle; said logic circuit means being responsive to said microinstruction control indication when it is of a first type for controlling the addressing provided by said addressing means in the next cycle and when it is of a second type for modifying the operations provided by said logic circuit means in response to said inhibit indications.

Claim 13

In a cyclically operating microprogrammed data processing system having a plurality of possible states indicating system conditions and wherein a cycle corresponds to the time between clock pulses and wherein the system performs an operation using a microinstruction flow structure containing at least one branching point, the combination comprising: microinstruction memory means for storing selectively addressable microinstruction control words, each microinstruction control word containing (a) a microinstruction to be executed, (b) an assumed next address portion indicating the address of the microinstruction control word containing an assumed next microinstruction, and (c) a sequencing contol portion for use in providing correct next microinstruction sequencing; microinstruction memory output means for storing a microinstruction control word read out from said microinstruction memory means; microinstruction execution means for executing during a cycle a microinstruction contained in a microinstruction control word stored in said output means; addressing means operable concurrently with said microinstruction execution means during a cycle for normally addressing said microinstruction memory means so as to read out therefrom for storage in said output means in the next cycle the microinstruction control word indicated by the next address portion contained in a microinstruction control word stored in said output means during a current cycle; sequencing control means operable concurrently with said execution means and said addressing means during a cycle, said sequencing control means being responsive to the sequencing portion of a microinstruction control word stored in said output means and the states of selected system condition signals for providing a microinstruction control indication, and a plurality of inhibit indications; said sequencing control means including logic circuit means responsive to said inhibit indications for selectively controlling storage in said output means of said next microinstruction control word read out of said microinstruction memory means and also selectively controlling execution of the microinstruction contained in said output means during a current cycle and during the next occurring cycle; said logic circuit means being responsive to said microinstruction control indication when it is of a first type for controlling the addressing provided by said addressing means in the next cycle and when it is of a second type for modifying the operations provided by said logic circuit means in response to said inhibit indications.

Claim 14

The invention in accordance with claim 11, wherein the assumed next address portion contained in each microinstruction control word indicates the next following microinstruction when a no branch situation is presented by said microinstruction flow structure and indicates the most likely following next microinstruction when a branch situation is presented by said microinstruction flow structure.

Claim 15

The invention in accordance with claim 12, wherein said sequencing control means selectively produces neither, one or both of first and second inhibit signals during a cycle in response to said inhibit indications provided during the same cycle, wherein said system includes storing means for storing the results of microinstruction execution during a cycle, wherein said logic circuit means is responsive to said first inhibit signal being provided during a cycle so as to prevent storage of microinstruction execution results obtained during the cycle in said storage means, and wherein said logic circuit means is responsive to said second inhibit signal being provided during a cycle so as to prevent a microinstruction control word read out from said microinstruction memory means during the cycle from being stored in said output means.

Claim 16

The invention in accordance with claim 13, wherein said logic circuit means is additionally responsive to said second inhibit signal being provided during a cycle so as to prevent storage of microinstruction execution results in said storage means during the next following cycle.

Claim 17

The invention in accordance with claim 14, wherein said logic circuit means is responsive to a next microinstruction control indication of said second type provided during a current cycle to modify its operations in a manner so as to permit storage of microinstruction execution results in said storage means during the next following cycle, while still preventing a microinstruction control word read out from said microinstruction during a current cycle from being stored in said output means.

Claim 18

In a cyclically operating microprogrammed data processing system including storing means for storing the results of microinstruction execution performed during a cycle wherein a cycle corresponds to the time between clock pulses, an improved method of providing for the sequencing of microinstructions in a microinstruction flow structure containing at least one branch point, said method comprising the steps of: addressing a microinstruction memory during a first cycle so as to read out therefrom a first one of a plurality of microinstruction control words stored therein, each microinstruction control word containing a microinstruction to be executed, an assumed next address portion indicating the address of the microinstruction control word containing an assumed next microinstruction, and a sequencing control portion, said assumed next address portion being chosen to indicate the next following microinstruction when a no branch situation is presented by said microinstruction flow structure and to indicate the most likely following next microinstruction in said microinstruction flow struction when a branch situation is presented by said microinstruction flow structure; normally addressing said microinstruction memory during a second cycle in accordance with the assumed next address portion contained in said first microinstruction control word so as to read out therefrom a second microinstruction control word; executing the microinstruction contained in said first microinstruction control word during said second cycle and the microinstruction contained in said second microinstruction control word during a third cycle; generating during said second cycle a microinstructure contol indication and a plurality of inhibit indications in response to selected system conditions and the sequencing control portion contained in said first microinstruction control word; selectively controlling storing in said storage means of the results of microinstruction execution during said second and third cycles in response to said inhibit indications; selectively controlling modification of normal addressing during said third cycle in response to the microinstruction control indication generated during the second cycle being of a first type; and modifying the selective controlling of storing of microinstruction execution results in said storage means normally produced by the inhibit indications generated during said second cycle in response to the microinstruction control indication generated during the second cycle being of a second type.

Claim 19

In a cyclically operating microprogrammed data processing system including storing means for storing the results of microinstruction execution performed during a cycle wherein a cycle corresponds to the time between clock pulses, an improved method of providing for the sequencing of microinstructions in a microinstruction flow structure containing at least one branch point, said method comprising the steps of: addressing a microinstruction memory during a first cycle so as to read out therefrom a first one of a plurality of microinstruction control words stored therein, each microinstruction control word containing a microinstruction to be executed, an assumed next address portion indicating the address of the microinstruction control word containing an assumed next microinstruction, and a sequencing control portion, said assumed next address portion being chosen to indicate the next following microinstruction when a no branch situation is presented by said microinstruction flow structure and to indicate the most likely following next microinstruction in said microinstruction flow struction when a branch situation is presented by said microinstruction flow structure; normally addressing said microinstruction memory during a second cycle in accordance with the assumed next address portion contained in said first microinstruction control word so as to read out therefrom a second microinstruction control word; executing the microinstruction contained in said first microinstruction control word during said second cycle and the microinstruction contained in said second microinstruction control word during a third cycle; generating during said second cycle a microinstructure contol indication and a plurality of inhibit indications in response to selected system conditions and the sequencing control portion contained in said first microinstruction control word; selectively controlling storing in said storage means of the results of microinstruction execution during said second and third cycles in response to said inhibit indications; selectively controlling modification of normal addressing during said third cycle in response to the microinstruction control indication generated during the second cycle being of a first type; and modifying the selective controlling of storing of microinstruction execution results in said storage means normally produced by the inhibit indications generated during said second cycle in response to the microinstruction control indication generated during the second cycle being of a second type.