US4174536A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Digital communications controller with firmware control
Assignee: Massachusetts Institute of Technology
•
Filing: 1977-01-21
•
Granted: 1979-11-13
•
Expires: 1997-01-21
Abstract
Abstract A microprocessor-based system serves as a message routing switch for communication between a number of different devices. Any device attached to the switch can communicate with any other attached device through a number of serial and parallel Input/Output ports. Communication between devices attached to the switch is in one of two formats. In a first method of communication, an attached device can be directly associated with another attached device in which case any communication from one is immediately transmitted to the other. In a second method of communication, an attached device communicates with the switch by means of fixed format packets, each of which contains a specification of its destination and error checking capabilities. This second method of communication permits examination of the validity of messages transmitted to or from the switch and enables message retransmission in the case of error.
Inventors
- 👤 David P. Misunas
- 👤 Peter G. Jessel
- 👤 Robert G. Jacobsen
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 19:37
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/38; G06F13/40; G06F13/4004; G06F13/4022
Claims Analysis
Total Claims: 36
Claim 1
Independent Claim
527 words
A digital data processor comprising (a) processor means for operational control, said processor means consisting of computational means for performing arithmetic and logical operations on data items and communication means for transferring data items to and from said processor means; (b) serial interface means operatively connected to said processor means for receiving signals representing first data from said processor means over said communication means and, upon receipt of said signals representing said first data, transmitting signals representing said first data in serial format to a first peripheral device, and for receiving signals representing second data in serial format from a second peripheral device and, upon receipt of said signals representing said second data, transmitting signals representing said second data to said processor means over said communication means; (c) parallel interface means operatively connected to said processor means for receiving signals representing third data from said processor means over said communication means and, upon receipt of said signals representing said third data, transmitting signals representing said third data in parallel format to a third peripheral device, and for receiving signals representing fourth data in parallel format from a fourth peripheral device and, upon receipt of said signals representing said fourth data, transmitting signals representing said fourth data to said processor means over said communication means; (d) read-only memory means operatively connected to said processor means for holding an encoding of bits providing a precise specification of the operation of said processor means, causing said processor means to control the transmission of signals representing data received at one of said serial or parallel interface means to another of said serial or parallel interface means; (e) random-access memory means operatively connected to said processor means, providing temporary storage for use by said processor means and temporarily holding signals representing data received at one of said serial or parallel interface means, under control of said processor means while operating in the manner specified by said encoding of bits contained in said read-only memory means; (f) control means operatively connected between said processor means and said read-only memory means, said random-access memory means, said serial interface means, and said parallel interface means providing generation of control signals enabling communication over said communication means between said processor means and said read-only memory means, random-access memory means, serial interface means, and parallel interface means; (g) clock means operatively connected to said processor means and said control means, said clock means providing means for synchronizing the operation of said processor means and said control means; and (h) said processor means operating in accordance with said encoding of bits contained in said read-only memory means to transfer from one of said serial or parallel interface means to another of said serial or parallel interface means both packets and single data items, wherein each of said packets contains a specification of the serial of parallel interface means to which it is to be transmitted and each of said single data items received at a serial or parallel interface means is transmitted to one or more serial or parallel interface means in accordance with a specification contained in said random-access memory means or in said read-only memory means.
Claim 2
Dependent Claim
527 words
A digital data processor comprising (a) processor means for operational control, said processor means consisting of computational means for performing arithmetic and logical operations on data items and communication means for transferring data items to and from said processor means; (b) serial interface means operatively connected to said processor means for receiving signals representing first data from said processor means over said communication means and, upon receipt of said signals representing said first data, transmitting signals representing said first data in serial format to a first peripheral device, and for receiving signals representing second data in serial format from a second peripheral device and, upon receipt of said signals representing said second data, transmitting signals representing said second data to said processor means over said communication means; (c) parallel interface means operatively connected to said processor means for receiving signals representing third data from said processor means over said communication means and, upon receipt of said signals representing said third data, transmitting signals representing said third data in parallel format to a third peripheral device, and for receiving signals representing fourth data in parallel format from a fourth peripheral device and, upon receipt of said signals representing said fourth data, transmitting signals representing said fourth data to said processor means over said communication means; (d) read-only memory means operatively connected to said processor means for holding an encoding of bits providing a precise specification of the operation of said processor means, causing said processor means to control the transmission of signals representing data received at one of said serial or parallel interface means to another of said serial or parallel interface means; (e) random-access memory means operatively connected to said processor means, providing temporary storage for use by said processor means and temporarily holding signals representing data received at one of said serial or parallel interface means, under control of said processor means while operating in the manner specified by said encoding of bits contained in said read-only memory means; (f) control means operatively connected between said processor means and said read-only memory means, said random-access memory means, said serial interface means, and said parallel interface means providing generation of control signals enabling communication over said communication means between said processor means and said read-only memory means, random-access memory means, serial interface means, and parallel interface means; (g) clock means operatively connected to said processor means and said control means, said clock means providing means for synchronizing the operation of said processor means and said control means; and (h) said processor means operating in accordance with said encoding of bits contained in said read-only memory means to transfer from one of said serial or parallel interface means to another of said serial or parallel interface means both packets and single data items, wherein each of said packets contains a specification of the serial of parallel interface means to which it is to be transmitted and each of said single data items received at a serial or parallel interface means is transmitted to one or more serial or parallel interface means in accordance with a specification contained in said random-access memory means or in said read-only memory means.
Claim 3
Dependent Claim
17 words
The digital data processor of claim 1 wherein said processor means consists of a self-contained LSI processor.
Claim 4
Dependent Claim
23 words
The digital data processor of claim 2 wherein said self-contained LSI processor has a word length less than or equal to 16 bits.
Claim 5
Dependent Claim
32 words
The digital data processor of claim 1 wherein said read-only memory means consists of greater than or equal to 256 words and less than or equal to 4096 words of Read-Only Memory.
Claim 6
Dependent Claim
24 words
The digital data processor of claim 1 wherein said random-access memory means consists of less than or equal to 4096 words of Random-Access Memory.
Claim 7
Dependent Claim
29 words
The digital data processor of claim 1 wherein said serial interface means consists of at least one means for communication of signals representing data via a serial bit stream.
Claim 8
Dependent Claim
24 words
The digital data processor of claim 6 wherein each of said serial interface means comprises a device known as a Universal Asynchronous Receiver-Transmitter (UART).
Claim 9
Dependent Claim
28 words
The digital data processor of claim 1 wherein said parallel interface means consists of at least one means for communication of signals representing data transmitted in parallel format.
Claim 10
Dependent Claim
25 words
The digital data processor of claim 8 wherein each of said parallel interface means consists of a device known as a Parallel Interface Adapter (PIA).
Claim 11
Dependent Claim
26 words
The digital data processor of claim 1 wherein said control means consists of means for generating Read, Write, and synchronization signals for control of system operation.
Claim 12
Dependent Claim
25 words
The digital data processor of claim 1 wherein said clock means consists of means for generating clock signals necessary for operation of said processor means.
Claim 13
Dependent Claim
64 words
The digital data processor of claim 1 wherein said encoding of bits contained in said read-only memory means precisely specifies the operation of said processor means, causing said processor means to accept a plurality of signals representing a message from any of said serial or parallel interface means and transfer said signals representing said message to another of said serial or parallel interface means.
Claim 14
Dependent Claim
68 words
The digital data processor of claim 12 wherein said encoding of bits contained in said read-only memory means precisely specifies the operation of said processor means, causing said processor means to maintain a plurality of bits representing a table in said random-access memory means, said plurality of bits representing said table associating each of said serial or parallel interface means with a port of said digital data processor.
Claim 15
Dependent Claim
62 words
The digital data processor of claim 1 wherein said encoding of bits contained in said read-only memory means precisely specifies the operation of said processor means, causing said processor means to receive signals representing a plurality of messages simultaneously from said serial and parallel interface means and transfer said signals representing said messages to others of said serial and parallel interface means.
Claim 16
Dependent Claim
70 words
The digital data processor of claim 1 wherein said encoding of bits contained in said read-only memory means precisely specifies the operations of said processor means, causing said processing means to accept a plurality of signals representing a message from any of said serial or parallel interface means and to interpret said signals representing a message as consisting of signals representing either a single unit of data or a packet.
Claim 17
Dependent Claim
57 words
The digital data processor of claim 15 wherein said encoding of bits contained in said read-only memory means precisely specifies the operation of said processor means, causing said processor means to interpret signals representing a packet as consisting of signals representing a packet header, signals representing a plurality of data items, and signals representing a packet trailer.
Claim 18
Dependent Claim
82 words
The digital data processor of claim 16 wherein said encoding of bits contained in said read-only memory means precisely specifies the operation of said processor means, causing said processor means to interpret said signals representing said packet header as consisting of signals representing an identifier designating that said signals representing said message are part of a packet, signals representing a destination port specification, signals representing a type specification, and signals representing a length specification designating the number of messages comprising said packet.
Claim 19
Dependent Claim
66 words
The digital data processor of claim 17 wherein said encoding of bits contained in said read-only memory means precisely specifies the operation of said processor means, causing said processor means to interpret said signals representing said type specification as designating whether said packet is the last packet of a group of one or more packets or other than the last packet of a group of packets.
Claim 20
Dependent Claim
54 words
The digital data processor of claim 16 wherein said encoding of bits contained in said read-only memory means precisely specifies the operation of said processor means, causing said processor means to interpret said signals representing said packet trailer as consisting of signals representing an error checking specification and signals representing an end identifier specification.
Claim 21
Dependent Claim
59 words
The digital data processor of claim 19 wherein said encoding of bits contained in said read-only memory means precisely specifies the operation of said processor means, causing said processor means to interpret the signals representing said error checking specification as providing a specification which can be utilized for determining correct or incorrect transmission of said signals representing said packet.
Claim 22
Dependent Claim
55 words
The digital data processor of claim 20 wherein said encoding of bits contained in said read-only memory means precisely specifies the operation of said processor means, causing said processor means to interpret said signals representing said error checking specification as providing vertical parity for a plurality of the previous signals representing messages of said packet.
Claim 23
Dependent Claim
97 words
The digital data processor of claim 20 wherein said encoding of bits contained in said read-only memory means precisely specifies the operation of said processor means, causing said processor means to, upon determination of correct or incorrect transmission of said signals representing said packet, return signals to said parallel or serial interface means from which said signals representing said packet were received, the signals returned to said parallel or serial interface means from which said signals representing said packet were received representing a designation of whether said signals representing said packet were or were not correctly received.
Claim 24
Dependent Claim
40 words
The digital data processor of claim 20 wherein said encoding of bits contained in said read-only memory means precisely specifies the operation of said processor means, causing said processor means to ignore signals representing a packet which were incorrectly transmitted.
Claim 25
Dependent Claim
88 words
The digital data processor of claim 16 wherein said encoding of bits contained in said read-only memory means precisely specifies the operation of said processor means, causing said processor means to follow a packet transmission sequence which involves the transmission of signals representing the entire contents of a packet, then waiting for acknowledge signals, the acknowledge signals indicating correct or incorrect reception of said signals representing said transmitted packet and either terminating said packet transmission sequence or reinitiating said packet transmission sequence upon receipt of said acknowledge signals.
Claim 26
Dependent Claim
69 words
The digital data processor of claim 17 wherein said encoding of bits contained in said read-only memory means precisely specifies the operation of said processor means, causing said processor means to transmit signals representing a packet received at one of said parallel or serial interface means to another of said parallel or serial means designated by said signals representing said destination port specification for said signals representing said packet.
Claim 27
Dependent Claim
67 words
The digital data processor of claim 20 wherein said encoding of bits contained in said read-only memory means precisely specifies the operation of said processor means, causing said processor means to transmit signals representing said packet to said parallel or serial interface means designated by said signals representing said destination port specification only upon the detection of no transmission error in the received signals representing a packet.
Claim 28
Dependent Claim
50 words
The digital data processor of claim 15 wherein said encoding of bits contained in said read-only memory means precisely specifies the operation of said processor means, causing said processor means to transmit said signals representing said single unit of data immediately to one of said serial or parallel interface means.
Claim 29
Dependent Claim
69 words
The digital data processor of claim 27 wherein either said read-only memory means or said random-access memory means contains a plurality of bits representing a table which are interpreted by said processor means, as specified by said encoding of bits contained in said read-only memory means, to designate to which of said serial or parallel interface means said signals representing said single unit of data are to be transmitted.
Claim 30
Dependent Claim
120 words
The digital data processor of claim 28 wherein said bits representing said table consist of bits representing entries, each set of bits representing an entry designating a first group of one or more of said serial or parallel interface means which are to be considered connected to a second group of one or more of said parallel or serial interface means, where said bits representing said table are interpreted by said processor means, as specified by said encoding of bits contained in said read-only memory means, for the purpose of transmitting said signals representing said single unit of data received from one of said first group of interface means immediately to the members of said second group of interface means.
Claim 31
Dependent Claim
59 words
The digital data processor of claim 28 wherein said bits representing said table are contained in said random-access memory means and said encoding of bits contained in said read-only memory means precisely specifies the operation of said processor means, causing said processor means to alter the bits representing an entry in said bits representing said table under user control.
Claim 32
Dependent Claim
51 words
The digital data processor of claim 29 wherein one of said parallel or serial interface means is operatively connected to a terminal for the communication of data entered on said terminal to said processor means and the communication of data from said processor means to the display associated with said terminal.
Claim 33
Dependent Claim
132 words
The digital data processor of claim 31 wherein said encoding of bits contained in said read-only memory means precisely specifies the operation of said processor means, causing said processor means to send said signals representing said single unit of data received from said first group of interface means to the serial or parallel interface means operatively connected to said terminal if the serial or parallel interface means operatively connected to said terminal is currently associated in said bits representing said table with said first group of interface means, otherwise said signals representing said message are stored in said random-access memory means until a plurality of signals representing messages have been received, at which time, signals representing the messages are transmitted to said parallel or serial interface means operatively connected to said terminal.
Claim 34
Dependent Claim
60 words
The digital data processor of claim 16 wherein said encoding of bits contained in said read-only memory means precisely specifies the operation of said processor means, causing said processor means to interpret the signals representing said header of said packet as indicating that said packet is to be transmitted to said random-access memory means and executed by said processor means.
Claim 35
Dependent Claim
413 words
A digital data processor comprising (a) processor means for operational control, said processor means consisting of computational means for performing arithmetic and logical operations on data items and communication means for transferring data items to and from said processor means; (b) serial interface means operatively connected to said processor means for receiving signals representing first data from said processor means over said communication means and, upon receipt of said signals representing said first data, transmitting signals representing said first data in serial format to a first peripheral device, and for receiving signals representing second data in serial format from a second peripheral device and, upon receipt of said signals representing said second data, transmitting signals representing said second data to said processor means over said communication means; p1 (c) read-only memory means operatively connected to said processor means for holding an encoding of bits providing a precise specification of the operation of said processor means, causing said processor means to control the transmission of signals representing data received at one of said serial interface means to another of said serial interface means; (d) random-access memory means operatively connected to said processor means, providing temporary storage for use by said processor means and temporarily holding signals representing data received at one of said serial interface means, under control of said processor means while operating in the manner specified by said encoding of bits contained in said read-only memory means; (e) control means operatively connected between said processor means and said read-only memory means, said random-access memory means, and said serial interface means providing generation of control signals enabling communication over said communication means between said processor means and said read-only memory means, random-access memory means, and serial interface means; (f) clock means operatively connected to said processor means and said control means, said clock means providing means for synchronizing the operation of said processor means and said control means; and (g) said processor means operating in accordance with said encoding of bits contained in said read-only memory means to transfer from one of said interface means to another of said interface means both packets and single data items, wherein each of said packets contains a specification of the interface means to which it is to be transmitted and each of said single data items received at an interface means is transmitted to one or more interface means in accordance with a specification contained in said random-access memory means or in said read-only memory means.
Claim 36
Dependent Claim
413 words
A digital data processor comprising (a) processor means for operational control, said processor means consisting of computational means for performing arithmetic and logical operations on data items and communication means for transferring data items to and from said processor means; (b) serial interface means operatively connected to said processor means for receiving signals representing first data from said processor means over said communication means and, upon receipt of said signals representing said first data, transmitting signals representing said first data in serial format to a first peripheral device, and for receiving signals representing second data in serial format from a second peripheral device and, upon receipt of said signals representing said second data, transmitting signals representing said second data to said processor means over said communication means; p1 (c) read-only memory means operatively connected to said processor means for holding an encoding of bits providing a precise specification of the operation of said processor means, causing said processor means to control the transmission of signals representing data received at one of said serial interface means to another of said serial interface means; (d) random-access memory means operatively connected to said processor means, providing temporary storage for use by said processor means and temporarily holding signals representing data received at one of said serial interface means, under control of said processor means while operating in the manner specified by said encoding of bits contained in said read-only memory means; (e) control means operatively connected between said processor means and said read-only memory means, said random-access memory means, and said serial interface means providing generation of control signals enabling communication over said communication means between said processor means and said read-only memory means, random-access memory means, and serial interface means; (f) clock means operatively connected to said processor means and said control means, said clock means providing means for synchronizing the operation of said processor means and said control means; and (g) said processor means operating in accordance with said encoding of bits contained in said read-only memory means to transfer from one of said interface means to another of said interface means both packets and single data items, wherein each of said packets contains a specification of the interface means to which it is to be transmitted and each of said single data items received at an interface means is transmitted to one or more interface means in accordance with a specification contained in said random-access memory means or in said read-only memory means.
References Cited (Backward Citations)
US3939455A
Cited
US4028538A
Cited
US3821715A
Cited
US3984813A
Cited
US3979730A
Cited
US4020472A
Cited
US3980992A
Cited
US3969724A
Cited
US4097924A
Cited
US4095265A
Cited
US4079452A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1982-11-12 | 1983-05-14 | 1983-11-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1986-11-12 | 1987-05-14 | 1987-11-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1990-11-12 | 1991-05-14 | 1991-11-13 | $7700.00 | Window Closed / Lapsed |