US4156194A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Frequency-shift-keyed receiver
Assignee: General Electric Co
•
Filing: 1977-09-06
•
Granted: 1979-05-22
•
Expires: 1997-09-06
Abstract
Abstract Frequency-shift-keyed signals are detected by a receiver having an input which supplies the received signals to first and second mixers. A local oscillator produces signals at a frequency midway between the two frequencies of the frequency-shift-keyed signals. The oscillator signals are supplied to the first mixer at a first phase angle (sine), and are supplied to the second mixer at a second phase angle (cosine) displaced 90 degrees with respect to the first phase angle. The first mixer output is applied to a first lowpass filter which removes the high frequency (or sum) signals and passes only the low frequency (or difference) signals. The second mixer output is applied to a second lowpass filter which also removes the high frequency (or sum) signals and passes the low frequency (or difference) signals. The first filter signals are applied to a first 90 degree phase shifter, and the second filter signals are applied to a second 90 degrees phase shifter. First sum and difference circuits are connected to the two filters and the two phase shifters to produce two signals, each of which varies between two levels depending upon which frequency is received. Second sum and difference circuits are connected to the two filters and the two phase shifters to produce two signals, each of which also varies between two levels depending upon which frequency signal is received. Each of the signals produced by the two sum and difference circuits can be rectified and summed to produce an output signal which also varies between two levels depending upon which frequency signal is received. This output signal provides reliable indication of the frequency of the received signals, and can be used in various ways, such as in guard-trip control of power systems.
Inventors
- 👤 Otward Mueller
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-22 16:42
CPC Classifications
H; H04; H04L; H04L27/00; H04L27/10; H04L27/14; H04L27/144; H04L27/152; H04L27/1525
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
301 words
An improved circuit for detecting the presence of first and second signals having first and second frequencies respectively, said improved circuit comprising: a. first and second mixers; b. means for applying said first and second signals to said first and second mixers; c. means for applying a first mixing signal to said first mixer and for applying a second mixing signal to said second mixer, said first and second mixing signals each having substantially the same frequency between said first and second frequencies, and having a substantially 90 degree phase relation; d. first and second deriving means respectively coupled to the output of said first and second mixers for deriving signals representative of the frequency difference between said first and second signals and said mixing signals; e. first and second phase shift means respectively coupled to the outputs of said first and second deriving means for producing a phase shift to signals applied thereto; f. first difference means connected to said first phase shift means and to said second deriving means for producing a first difference signal; g. first summing means connected to said first deriving means and to said second phase shift means for producing a first summing signal; h. second difference means connected to said first deriving means and to said second phase shift means for producing a second difference signal; i. second summing means connected to said first phase shift means and to said second deriving means for producing a second summing signal; j. third summing means connected to said first difference means and to said first summing means; k. fourth summing means connected to said second difference means and to said second summing means; l. and first output means connected to said third summing means and to said fourth summing means for producing an output signal therefrom.
Claim 2
Dependent Claim
301 words
An improved circuit for detecting the presence of first and second signals having first and second frequencies respectively, said improved circuit comprising: a. first and second mixers; b. means for applying said first and second signals to said first and second mixers; c. means for applying a first mixing signal to said first mixer and for applying a second mixing signal to said second mixer, said first and second mixing signals each having substantially the same frequency between said first and second frequencies, and having a substantially 90 degree phase relation; d. first and second deriving means respectively coupled to the output of said first and second mixers for deriving signals representative of the frequency difference between said first and second signals and said mixing signals; e. first and second phase shift means respectively coupled to the outputs of said first and second deriving means for producing a phase shift to signals applied thereto; f. first difference means connected to said first phase shift means and to said second deriving means for producing a first difference signal; g. first summing means connected to said first deriving means and to said second phase shift means for producing a first summing signal; h. second difference means connected to said first deriving means and to said second phase shift means for producing a second difference signal; i. second summing means connected to said first phase shift means and to said second deriving means for producing a second summing signal; j. third summing means connected to said first difference means and to said first summing means; k. fourth summing means connected to said second difference means and to said second summing means; l. and first output means connected to said third summing means and to said fourth summing means for producing an output signal therefrom.
Claim 3
Dependent Claim
22 words
The improved circuit of claim 1 and further comprising inverter means connected between said fourth summing means and said first output means.
Claim 4
Dependent Claim
23 words
The improved circuit of claim 1 wherein said first and second mixing signal frequency is substantially midway between said first and second frequencies.
Claim 5
Dependent Claim
22 words
The improved circuit of claim 3 and further comprising inverter means connected between said fourth summing means and said first output means.
Claim 6
Dependent Claim
29 words
The improved circuit of claim 1 wherein said phase shift produced by said first and second phase shift means is substantially an odd multiple, including unity, of 90 degrees.
Claim 7
Dependent Claim
23 words
The improved circuit of claim 5 wherein said first and second mixing signal frequency is substantially midway between said first and second frequencies.
Claim 8
Dependent Claim
203 words
The improved circuit of claim 1 and further comprising: a. third and fourth phase shift means respectively coupled to the outputs of said first and second deriving means for producing another predetermined phase shift to signals applied thereto; b. third difference means connected to said third phase shift means and to said second deriving means for producing a third different signal; c. fifth summing means connected to said first deriving means and to said fourth phase shift means for producing a third summing signal; d. fourth difference means connected to said first deriving means and to said fourth phase shift means for producing a fourth difference signal; e. sixth summing means connected to said third phase shift means and to said second deriving means for producing a fourth summing signal; f. seventh summing means connected to said sixth difference means and to said sixth summing means; g. eighth summing means connected to said seventh difference means and to said seventh summing means; h. second output means connected to said seventh summing means and to said eighth summing means for producing an output signal therefrom; i. and third output means connected to said first and second output means for producing an output signal therefrom.
Claim 9
Dependent Claim
36 words
The improved circuit of claim 7 and further comprising inverter means connected between said fourth summing means and said first output means, and inverter means connected between said eighth summing means and said second output means.
Claim 10
Dependent Claim
37 words
The improved circuit of claim 8 wherein said first and second phase shift means produce a 90 degree lagging phase shift, and wherein said third and fourth phase shift means produce a 90 degree leading phase shift.
Claim 11
Dependent Claim
124 words
An improved frequency-shift-keyed receiver for detecting two signals having a first frequency and a second frequency respectively, said receiver comprising: a. first means for mixing said first and second signals with a local signal having a frequency substantially centered between said first and second frequencies of said two signals and producing first and second signals having a quadrature relation; b. second means coupled to said first means for introducing respective phase shifts to said first and second signals produced thereby; c. third means coupled to said first means and to said second means for producing first and second difference signals and first and second summing signals; d. and fourth means coupled to said third means for combining the signals produced by said third means.
Claim 12
Dependent Claim
124 words
An improved frequency-shift-keyed receiver for detecting two signals having a first frequency and a second frequency respectively, said receiver comprising: a. first means for mixing said first and second signals with a local signal having a frequency substantially centered between said first and second frequencies of said two signals and producing first and second signals having a quadrature relation; b. second means coupled to said first means for introducing respective phase shifts to said first and second signals produced thereby; c. third means coupled to said first means and to said second means for producing first and second difference signals and first and second summing signals; d. and fourth means coupled to said third means for combining the signals produced by said third means.
Claim 13
Dependent Claim
19 words
The improved receiver of claim 10 wherein said phase shifts are an odd multiple, including unity, of 90 degrees.
Claim 14
Dependent Claim
12 words
The improved receiver of claim 11 wherein said phase shifts are equal.
Claim 15
Dependent Claim
218 words
An improved frequency-shift-keyed receiver for detecting first and second tones, comprising: a. an input for said tones; b. first and second paths connected to said input, said first path having first mixer means, a first 90 degree phase shift circuit connected to said first mixer means, first sum and difference circuits connected to said first mixer means and to said first phase shift circuit, respectively, and a first threshold circuit connected to said first sum and difference circuits for producing a first signal in response to said first tone and a second signal in response to said second tone; and said second path having second mixer means, a second 90 degree phase shift circuit connected to said second mixer means, second sum and difference circuits connected to said input and to said second phase shift circuit, respectively, and a second threshold circuit connected to said second sum and difference circuits for producing a third signal in response to said first tone and a fourth signal in response to said second tone; c. and logic means connected to said first and second threshold circuits for producing a first control signal in response to the presence of said first and third signals, and for producing a second control signal in response to the presence of said second and fourth signals.
Claim 16
Dependent Claim
218 words
An improved frequency-shift-keyed receiver for detecting first and second tones, comprising: a. an input for said tones; b. first and second paths connected to said input, said first path having first mixer means, a first 90 degree phase shift circuit connected to said first mixer means, first sum and difference circuits connected to said first mixer means and to said first phase shift circuit, respectively, and a first threshold circuit connected to said first sum and difference circuits for producing a first signal in response to said first tone and a second signal in response to said second tone; and said second path having second mixer means, a second 90 degree phase shift circuit connected to said second mixer means, second sum and difference circuits connected to said input and to said second phase shift circuit, respectively, and a second threshold circuit connected to said second sum and difference circuits for producing a third signal in response to said first tone and a fourth signal in response to said second tone; c. and logic means connected to said first and second threshold circuits for producing a first control signal in response to the presence of said first and third signals, and for producing a second control signal in response to the presence of said second and fourth signals.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1982-05-21 | 1982-11-20 | 1983-05-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1986-05-21 | 1986-11-20 | 1987-05-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1990-05-21 | 1990-11-20 | 1991-05-22 | $7700.00 | Window Closed / Lapsed |