← Back to Patent Explorer
US4138694A Expired / Lapsed US ⏱️ 0.0 years remaining

Video signal recorder/reproducer for recording and reproducing pulse signals

Assignee: Sony Corp
•
Filing: 1977-02-23
•
Granted: 1979-02-06
•
Expires: 1997-02-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A video signal recorder/reproducer is used to record and/or reproduce pulse signals in successive tracks on a record medium. During recording, the pulse signals, which may, as one example, represent audio information, are interleaved with simulated horizontal and vertical synchronizing signals of the type similar to the synchronizing signals which normally are included in a composite video signal. During signal reproduction, the reproduced simulated horizontal and vertical synchronizing signals are detected and used to control the recovery of data from the reproduced pulse signals.

Inventors

  • 👤 Toshitada Doi
  • 👤 Akira Iga

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 19:31
CPC Classifications
G; G11; G11B; G11B20/00; G11B20/10; G11B20/10527; H; H04; H04N; H04N5/00; H04N5/76; H04N5/91; H04N5/92; H04N5/926

Claims Analysis

Total Claims: 29
Claim 1
Independent Claim 261 words
A method of recording pulse encoded information in the form of successive plural-bit words on a record medium by a video signal recorder of the type normally adapted to record video signals, such as composite television signals, on said record medium and normally having a control mechanism that is responsive to the synchronizing signals contained in said video signals for controlling the recording operation thereof, said method comprising the steps of supplying successive ones of said plural-bit words, generating simulated horizontal and vertical synchronizing signals synchronized to the frequencies of the horizontal and vertical synchronizing signals normally included in said video signals; time-compressing each of said plural-bit words by writing said words into an addressable memory at a first rate and contemporaneously reading said words out of said memory at a second, faster rate to insert relatively short gaps between adjacent read-out words and to insert a relatively large gap between adjacent fields of words, combining the simulated horizontal and vertical synchronizing signals with said plural bit words without loss of any of such words by inserting a simulated horizontal synchronizing signal into each gap between adjacent words and by inserting a simulated vertical synchronizing signal into the large gap between adjacent fields to form a substantially continuous pulse signal; and recording fields of the substantially continuous pulse signal formed of said combined synchronizing signals and plural-bit words in successive tracks on said record medium, a field of words being recorded during the time normally required for recording a video field, so as to record all of said supplied plural-bit words.
Claim 2
Independent Claim 261 words
A method of recording pulse encoded information in the form of successive plural-bit words on a record medium by a video signal recorder of the type normally adapted to record video signals, such as composite television signals, on said record medium and normally having a control mechanism that is responsive to the synchronizing signals contained in said video signals for controlling the recording operation thereof, said method comprising the steps of supplying successive ones of said plural-bit words, generating simulated horizontal and vertical synchronizing signals synchronized to the frequencies of the horizontal and vertical synchronizing signals normally included in said video signals; time-compressing each of said plural-bit words by writing said words into an addressable memory at a first rate and contemporaneously reading said words out of said memory at a second, faster rate to insert relatively short gaps between adjacent read-out words and to insert a relatively large gap between adjacent fields of words, combining the simulated horizontal and vertical synchronizing signals with said plural bit words without loss of any of such words by inserting a simulated horizontal synchronizing signal into each gap between adjacent words and by inserting a simulated vertical synchronizing signal into the large gap between adjacent fields to form a substantially continuous pulse signal; and recording fields of the substantially continuous pulse signal formed of said combined synchronizing signals and plural-bit words in successive tracks on said record medium, a field of words being recorded during the time normally required for recording a video field, so as to record all of said supplied plural-bit words.
Claim 3
Dependent Claim 23 words
The method of claim 1 wherein said step of recording comprises recording said substantially continuous pulse signal in said tracks in serial form.
Claim 4
Dependent Claim 27 words
The method of claim 2 wherein said simulated vertical synchronizing signals are of the same frequency as the vertical synchronizing signals normally included in said video signals.
Claim 5
Dependent Claim 33 words
The method of claim 3 wherein said simulated horizontal synchronizing signals are of a frequency that is a multiple of the frequency of the horizontal synchronizing signals normally included in said video signals.
Claim 6
Dependent Claim 56 words
The method of claim 1 wherein said words are written into addressable locations of said memory serially by bit, and contemporaneously read out of said addressable locations serially by bit at a time delayed with respect to the writing of said words so as to form said relatively large gap between adjacent fields of read-out words.
Claim 7
Dependent Claim 38 words
The method of claim 1 wherein each of said plural-bit words represents a sample of audio information; and said step of supplying said plural-bit words comprises supplying analog audio signals, and converting said analog signals to digital form.
Claim 8
Dependent Claim 45 words
The method of claim 7 wherein said step of converting said analog audio signals to digital form comprises periodically sampling said analog audio signal, converting each sample to a plural-bit word, and serializing said plural-bit words into a train of bits having said first rate.
Claim 9
Independent Claim 245 words
A method of reproducing substantially continuous plural-bit words in succession from a record medium by video signal playback apparatus of the type normally adapted to play back video signals, such as composite television signals, from successive tracks in said record medium and normally having a control mechanism that is responsive to the synchronizing signals contained in the played back video signals for controlling the playback operation, the plural-bit data words being recorded with simulated horizontal synchronizing signals interleaved between adjacent words and with simulated vertical synchronizing signals interleaved between adjacent fields of words, the simulated horizontal and vertical synchronizing signals being synchronized to the frequencies of the horizontal and vertical synchronizing signals normally included in said video signals, said method comprising the steps of reproducing a field of said plural-bit words and interleaved simulated horizontal and vertical synchronizing signals from said record medium in the time normally required to reproduce a video field; separating said reproduced simulated horizontal and vertical synchronizing signals from said plural-bit words to form relatively short gaps between adjacent words and a relatively large gap between adjacent fields of words; and recovering the data represented by said reproduced plural-bit words by time-expanding said words, including the steps of writing each of said words into an addressable memory at a first rate and contemporaneously reading said words out of said memory at a second, slower rate to fill in said short and large gaps, thereby producing substantially continuous, successive read-out plural-bit words.
Claim 10
Independent Claim 245 words
A method of reproducing substantially continuous plural-bit words in succession from a record medium by video signal playback apparatus of the type normally adapted to play back video signals, such as composite television signals, from successive tracks in said record medium and normally having a control mechanism that is responsive to the synchronizing signals contained in the played back video signals for controlling the playback operation, the plural-bit data words being recorded with simulated horizontal synchronizing signals interleaved between adjacent words and with simulated vertical synchronizing signals interleaved between adjacent fields of words, the simulated horizontal and vertical synchronizing signals being synchronized to the frequencies of the horizontal and vertical synchronizing signals normally included in said video signals, said method comprising the steps of reproducing a field of said plural-bit words and interleaved simulated horizontal and vertical synchronizing signals from said record medium in the time normally required to reproduce a video field; separating said reproduced simulated horizontal and vertical synchronizing signals from said plural-bit words to form relatively short gaps between adjacent words and a relatively large gap between adjacent fields of words; and recovering the data represented by said reproduced plural-bit words by time-expanding said words, including the steps of writing each of said words into an addressable memory at a first rate and contemporaneously reading said words out of said memory at a second, slower rate to fill in said short and large gaps, thereby producing substantially continuous, successive read-out plural-bit words.
Claim 11
Dependent Claim 32 words
The method of claim 8 wherein said step of reproducing comprises serially reproducing said plural bits and said simulated synchronizing signals to derive a substantially continuous bit train having said first rate.
Claim 12
Dependent Claim 33 words
The method of claim 9 wherein said plural-bit words represent audio information, and said step of recovering the data represented by said words comprises converting each word into a corresponding analog signal level.
Claim 13
Dependent Claim 141 words
The method of claim 9 wherein said step of time-expanding comprises generating write clock pulses synchronized to said simulated horizontal synchronizing signals separated from said reproduced signals; writing said serially reproduced bits into addressable locations of a memory storage at a write-in rate determined by said generated write clock pulses; generating read clock pulses at a slower repetition rate than that of said write clock pulses including the steps of comparing the phase of said read clock pulses with the phase of said write clock pulses, and varying the phase of said read clock pulses to be equal to that of said write clock pulses only if the phase differential therebetween changes at a rate slower than a predetermined threshold; and reading said encoded data pulses out of said addressable locations of said memory storage at the read clock pulse rate.
Claim 14
Dependent Claim 55 words
The method of claim 11 wherein said simulated vertical synchronizing signals are of the same frequency as the vertical synchronizing signals normally included in said video signals, and said simulated horizontal synchronizing signals are of a frequency that is a multiple of the frequency of the horizontal synchronizing signals normally included in said video signals.
Claim 15
Independent Claim 210 words
A system for recording pulse data on a record medium, comprising: means for supplying said pulse data in the form of successive, serialized plural-bit words; synchronizing signal generator means for generating simulated video horizontal and vertical synchronizing pulses; time-compression means for receiving each of said serialized plural-bit words, in succession, said time-compression means including memory means having addressable locations into which said plural-bit words are written at a first rate and from which said words are contemporaneously read at a second, faster rate for compressing the time domain of said plural-bit words to insert relatively small gaps between adjacent read-out words; means for delaying the contemporaneous reading out of said plural-bit words with respect to the writing in thereof so as to insert a relatively large gap between adjacent fields of said read-out words; mixing means for mixing said simulated synchronizing pulses with said read-out words without loss of any of said words such that said simulated horizontal synchronizing pulses are interleaved into said relatively small gaps between adjacent words and said simulated vertical synchronizing pulses are interleaved into said relatively large gaps between adjacent fields of words; and means for recording each of said plural-bit words and interleaved synchronizing pulses serially in successive record tracks on said record medium.
Claim 16
Independent Claim 210 words
A system for recording pulse data on a record medium, comprising: means for supplying said pulse data in the form of successive, serialized plural-bit words; synchronizing signal generator means for generating simulated video horizontal and vertical synchronizing pulses; time-compression means for receiving each of said serialized plural-bit words, in succession, said time-compression means including memory means having addressable locations into which said plural-bit words are written at a first rate and from which said words are contemporaneously read at a second, faster rate for compressing the time domain of said plural-bit words to insert relatively small gaps between adjacent read-out words; means for delaying the contemporaneous reading out of said plural-bit words with respect to the writing in thereof so as to insert a relatively large gap between adjacent fields of said read-out words; mixing means for mixing said simulated synchronizing pulses with said read-out words without loss of any of said words such that said simulated horizontal synchronizing pulses are interleaved into said relatively small gaps between adjacent words and said simulated vertical synchronizing pulses are interleaved into said relatively large gaps between adjacent fields of words; and means for recording each of said plural-bit words and interleaved synchronizing pulses serially in successive record tracks on said record medium.
Claim 17
Dependent Claim 39 words
The system of claim 13 further comprising clock pulse generating means for generating write-in clock pulses at said first rate, and read-out clock pulses at said second, faster rate for the writing-in and reading-out, respectively, of said data words.
Claim 18
Dependent Claim 68 words
The system of claim 14 wherein said clock pulse generating means comprises a source of timing pulses having said second rate for producing said read-out clock pulses, controllable oscillator means for producing said write-in clock pulses; and control means for controlling said oscillator means with said read-out clock pulses so as to synchronize said write-in and read-out clock pulses at a fixed ratio with respect to each other.
Claim 19
Dependent Claim 54 words
The system of claim 14 wherein said means for supplying said plural-bit words comprises a source of audio analog signals; analog-to-digital converting means for sampling said analog signals and for converting each analog signal sample into a corresponding word formed of encoded bits; and means for supplying said bits serially to said memory means.
Claim 20
Dependent Claim 57 words
The system of claim 16 wherein said time-compression means further includes gate signal generator means for generating a write-in gate signal to enable said serially supplied bits to be written into said memory means and for generating a read-out gate signal to enable said bits to be read out serially of said memory means during selected intervals.
Claim 21
Dependent Claim 92 words
The system of claim 7 wherein said gate signal generator means comprises counter means for receiving and counting said simulated horizontal synchronizing signals and for generating an output signal after a predetermined number of simulated horizontal synchronizing signals corresponding to a field of plural-bit words have been counted; detecting means for detecting the termination of a simulated vertical synchronizing signal; and means for commencing said read-out gate signal when the termination of said simulated vertical synchronizing signal is detected and for terminating said read-out gate signal when said output signal is generated.
Claim 22
Dependent Claim 44 words
The system of claim 18, further comprising actuable switch means for initiating a recording operation; and wherein said gate signal generator means further comprises means responsive to said output signal generated after said switch means first is actuated for producing said write-in gate signal.
Claim 23
Independent Claim 241 words
A system for reproducing pulse data which had been recorded in successive record tracks on a record medium, said recorded pulse data being formed of successive plural-bit words with adjacent words separated from each other by simulated horizontal synchronizing signals, said words forming a field with successive fields separated from each other by simulated vertical synchronizing signals, said system comprising: signal playback means for reproducing said plural-bit words serially by bit and said simulated horizontal and vertical synchronizing signals in a substantially continuous composite signal; synchronizing signal separator means for receiving said composite signal and for separating said simulated horizontal and vertical synchronizing signals therefrom to form relatively short gaps between adjacent words and a relatively large gap between adjacent field of words; data recovery means for receiving said reproduced plural-bit words and for recovering the data represented thereby, said data recovery means including time domain expanding means comprising memory means having addressable locations into which said reproduced plural-bit words are written at a first rate and from which said words are contemporaneously read at a second, slower rate for expanding the time domain of said plural-bit words to fill in said short and large gaps and form substantially continuous, successive serial by bit words; and timing means coupled to said synchronizing signal separator means for controlling the writing in and reading out of plural-bit words in said memory means in response to said separated simulated horizontal and vertical synchronizing signals.
Claim 24
Independent Claim 241 words
A system for reproducing pulse data which had been recorded in successive record tracks on a record medium, said recorded pulse data being formed of successive plural-bit words with adjacent words separated from each other by simulated horizontal synchronizing signals, said words forming a field with successive fields separated from each other by simulated vertical synchronizing signals, said system comprising: signal playback means for reproducing said plural-bit words serially by bit and said simulated horizontal and vertical synchronizing signals in a substantially continuous composite signal; synchronizing signal separator means for receiving said composite signal and for separating said simulated horizontal and vertical synchronizing signals therefrom to form relatively short gaps between adjacent words and a relatively large gap between adjacent field of words; data recovery means for receiving said reproduced plural-bit words and for recovering the data represented thereby, said data recovery means including time domain expanding means comprising memory means having addressable locations into which said reproduced plural-bit words are written at a first rate and from which said words are contemporaneously read at a second, slower rate for expanding the time domain of said plural-bit words to fill in said short and large gaps and form substantially continuous, successive serial by bit words; and timing means coupled to said synchronizing signal separator means for controlling the writing in and reading out of plural-bit words in said memory means in response to said separated simulated horizontal and vertical synchronizing signals.
Claim 25
Dependent Claim 216 words
The system of claim 20 wherein said timing means comprises a first controllable oscillator for generating first timing pulses at said first rate which is a multiple of the frequency of said simulated horizontal synchronizing signals; first phase control means for controlling the phase of said first timing pulses to be equal to the phase of said separated horizontal synchronizing signals, whereby if a time-base error is present in the reproduced composite signal, it is imparted to said first timing pulses; a second controllable oscillator for generating second timing pulses at said second rate; second phase control means for controlling the phase of said second timing pulses to be equal to the phase of said first timing pulses only if the phase differential therebetween varies at a rate which is less than a predetermined rate; and means for applying said first and second timing pulses to said memory means as write-in and read-out timing pulses, respectively; whereby time-base errors that are greater than said predetermined rate are corrected by writing said plural-bit words into said memory means in response to said phase-controlled first timing pulses and reading said data words out of said temporary storage means in response to said second timing pulses, and time-base errors that are less than said predetermined rate are not corrected.
Claim 26
Dependent Claim 127 words
The system of claim 20 wherein said timing means comprises counter means for counting said separated simulated horizontal synchronizing signals until a predetermined count corresponding to a field of plural-bit words is obtained; detecting means for detecting each separated simulated vertical synchronizing signals, and gate pulse generating means responsive to the predetermined count of said counter means and to said detecting means for generating a write-enabling gate pulse having an enabling portion extending from the termination of a detected simulated vertical synchronizing signal until said predetermined count is obtained and an inhibiting portion extending from the time said predetermined count is obtained until the termination of a detected simulated vertical synchronizing signal; said enabling portion enabling said plural-bit words to be written serially into said memory means.
Claim 27
Dependent Claim 86 words
The system of claim 22 wherein said timing means further comprises actuable switch means for initiating a playback operation; means for detecting the start of the first field of reproduced plural-bit words following actuation of said switch means; and means for generating a read-enabling signal at a time delayed from said detected start of the first field, the read-enabling signal overlapping in time with said write-enabling gate pulse to enable said plural-bit words to be written into and then read out of said memory means contemporaneously.
Claim 28
Dependent Claim 39 words
The system of claim 20 wherein said recorded plural-bit words represent samples of audio information, and said data recovery means further includes digital-to-analog converting means for converting the substantially continuous, successive serial by bit words into analog audio signals.
Claim 29
Dependent Claim 45 words
The system of claim 24 wherein said digital-to-analog converting means comprises a serial-to-parallel converter for converting said serial bits into parallel data words; means for producing an analog signal level corresponding to each data word; and filter means for filtering successively produced analog signal levels.

References Cited (Backward Citations)

US3789137A Cited
US3900887A Cited
US3860952A Cited
US3860952B1 Cited
US3860952B2 Cited
US4030129A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1982-02-05 1982-08-07 1983-02-06 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1986-02-05 1986-08-07 1987-02-06 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1990-02-05 1990-08-07 1991-02-06 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag