← Back to Patent Explorer
US4125898A Expired / Lapsed US ⏱️ 0.0 years remaining

Digitally shaped noise generating system

Assignee: Raytheon Co
•
Filing: 1977-01-05
•
Granted: 1978-11-14
•
Expires: 1997-01-05
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract This invention relates to a high-speed acoustic noise generating system that is under the control of a computer in order to produce spectrally shaped noise of any desired amplitude versus frequency shape. The foregoing is accomplished by randomly generating and serially storing binary noise in a first memory, by generating with a computer, filter coefficients and serially storing the filter coefficients in a second memory, and by individually adding and accumulating the filter coefficients generated by the computer when the serially corresponding noise coefficient has the same polarity as the logic that triggers the apparatus of this invention.

Inventors

  • 👤 David A. DeHart
  • 👤 James J. Ridgell, Jr.

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 12:24
CPC Classifications
G; G06; G06F; G06F7/00; G06F7/58; G06F7/582; G09; G09B; G09B9/00; G10; G10K; G10K15/00; G10K15/02

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 296 words
An acoustic system under the control of a computer for digitally generating spectrally shaped noise of any desired amplitude versus frequency shape by using a simple additive process, said system comprising: a. means for serially generating one bit wide random noise; b. a first memory coupled to said generating means for sequentially storing the noise received from said generating means; c. a first counter coupled to said first memory for sequentially addressing the memory locations contained in said first memory; d. a second memory coupled to said computer for sequentially storing the digital time impulse response coefficients that represent the amplitude versus frequency shape of said noise which has been generated by said computer; e. a plurality of selectors coupled to said computer and said second memory for loading, clearing and incrementing said second memory with digital time impulse response coefficients; f. a second counter coupled to said second memory for sequentially addressing the memory locations contained in said second memory; g. an adder coupled to said second memory for adding the digital time impulse response coefficient currently being processed; h. a hold register the input of which is coupled to the output of said adder and, the output of said hold register is coupled to the input of said adder so that said hold register will only store the output of said adder if the noise currently being sampled has the same polarity as the logic that triggers said system; and i. cyclic timing means coupled to said first memory, said second memory, said first counter, said second counter, said adder and said hold register for maintaining said system in synchronization whereby upon the completion of a cycle of said timing means the output of said hold register will be spectrally shaped digital noise samples.
Claim 2
Dependent Claim 296 words
An acoustic system under the control of a computer for digitally generating spectrally shaped noise of any desired amplitude versus frequency shape by using a simple additive process, said system comprising: a. means for serially generating one bit wide random noise; b. a first memory coupled to said generating means for sequentially storing the noise received from said generating means; c. a first counter coupled to said first memory for sequentially addressing the memory locations contained in said first memory; d. a second memory coupled to said computer for sequentially storing the digital time impulse response coefficients that represent the amplitude versus frequency shape of said noise which has been generated by said computer; e. a plurality of selectors coupled to said computer and said second memory for loading, clearing and incrementing said second memory with digital time impulse response coefficients; f. a second counter coupled to said second memory for sequentially addressing the memory locations contained in said second memory; g. an adder coupled to said second memory for adding the digital time impulse response coefficient currently being processed; h. a hold register the input of which is coupled to the output of said adder and, the output of said hold register is coupled to the input of said adder so that said hold register will only store the output of said adder if the noise currently being sampled has the same polarity as the logic that triggers said system; and i. cyclic timing means coupled to said first memory, said second memory, said first counter, said second counter, said adder and said hold register for maintaining said system in synchronization whereby upon the completion of a cycle of said timing means the output of said hold register will be spectrally shaped digital noise samples.
Claim 3
Dependent Claim 17 words
The system defined in claim 1 wherein said generating means is a pseudo random binary sequence generator.
Claim 4
Dependent Claim 25 words
The system defined in claim 2 wherein said pseudo random binary sequence generator employs maximum length shift register techniques and primitive irreducible polymonial feedback connections.
Claim 5
Dependent Claim 37 words
The system defined in claim 1 wherein said generating means comprises: a plurality of shift registers; a plurality of exclusive OR gates coupled in series to said shift register in order to act like a feedback circuit.
Claim 6
Dependent Claim 31 words
The system defined in claim 1 further including a digital-to-analog converter coupled to the output of said hold register for producing analog time domain samples of the desired shaped noise spectra.
Claim 7
Dependent Claim 14 words
The system defined in claim 1 wherein said timing means is a clock oscillator.

References Cited (Backward Citations)

US3578912A Cited
US3614400A Cited
US3700869A Cited
US3723911A Cited
US3800093A Cited
US3950635A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1981-11-13 1982-05-15 1982-11-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1985-11-13 1986-05-15 1986-11-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1989-11-13 1990-05-15 1990-11-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag