← Back to Patent Explorer
US4125418A Expired / Lapsed US ⏱️ 0.0 years remaining

Utilization of a substrate alignment marker in epitaxial deposition processes

Assignee: US Philips Corp
•
Filing: 1976-09-23
•
Granted: 1978-11-14
•
Expires: 1996-09-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An alignment marker on a substrate surface is covered with polycrystalline semiconductor material during the growth of an epitaxial layer on the monocrystalline substrate. This polycrystalline material is then removed with a selective etchant to re-expose the marker for use in defining an area for processing at the epitaxial layer surface. Permits accurate alignment between buried layers and regions formed from the epitaxial layer surface. Permits provision of the marker on the substrate when it is undesirable to provide the marker on the epitaxial layer surface. Particularly advantageous for electron image projection exposure of electron-sensitive resists.

Inventors

  • 👤 David J. Vinton

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 19:34
CPC Classifications
H; H10; H10W; H10W46/00; H01; H01J; H01J37/00; H01J37/30; H01J37/304; H01J37/3045; H10P; H10P14/00; H10P14/20; H10P14/24; H10P14/27; H10P14/271; H10P14/29; H10P14/2901; H10P14/2902; H10P14/2905; H10P14/34; H10P14/3402; H10P14/3404; H10P14/3411; H10P34/00; H10P34/40; H10P50/00; H10P50/60; H10P50/64; H10P50/642; H10P76/00; H10P76/20; H10P76/204; H10P76/2045; H10W46/101; H10W46/501; H10W46/507; Y; Y10; Y10S; Y10S148/00; Y10S148/102; Y10S438/00; Y10S438/975

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 158 words
A method of manufacturing a semiconductor device in which a processing step is effected at an area of the surface of a semiconductor layer portion provided on a substrate surface, the location of said area being defined relative to a reference marker, said method including (a) providing said reference marker on part of said substrate surface, (b) depositing semiconductor material on said substrate surface and on said marker to form a layer comprising one portion which grows epitaxially on a part of said substrate surface not covered by said marker to form a monocrystalline portion of the layer and another portion of which layer grows on the surface of said marker as polycrystalline material, and (c) removing said polycrystalline portion over said marker using an etchant which attacks the polycrystalline material of the layer faster than the monocrystalline material, to re-expose said marker for use with said processing step at the surface of the remaining semiconductor layer portion.
Claim 2
Independent Claim 158 words
A method of manufacturing a semiconductor device in which a processing step is effected at an area of the surface of a semiconductor layer portion provided on a substrate surface, the location of said area being defined relative to a reference marker, said method including (a) providing said reference marker on part of said substrate surface, (b) depositing semiconductor material on said substrate surface and on said marker to form a layer comprising one portion which grows epitaxially on a part of said substrate surface not covered by said marker to form a monocrystalline portion of the layer and another portion of which layer grows on the surface of said marker as polycrystalline material, and (c) removing said polycrystalline portion over said marker using an etchant which attacks the polycrystalline material of the layer faster than the monocrystalline material, to re-expose said marker for use with said processing step at the surface of the remaining semiconductor layer portion.
Claim 3
Dependent Claim 43 words
A method as claimed in claim 1, in which said processing step is effected with the aid of a patterned electron beam which is generated by a photocathode, and the reference marker comprises a metal-based layer pattern for identification by the electron beam.
Claim 4
Dependent Claim 44 words
A method as claimed in claim 1 wherein, during the removal of said polycrystalline portion using said etchant, a protective layer is provided over at least the major part of the surface of said monocrystalline portion to protect said surface part against said etchant.
Claim 5
Dependent Claim 39 words
A method as in claim 1, wherein the transverse dimensions of the area of the substrate surface occupied by the marker are at least two orders of magnitude greater than the thickness of the deposited layer of semiconductor material.
Claim 6
Dependent Claim 52 words
A method as in claim 1, wherein said substrate is of monocrystalline semiconductor material, and before depositing said semiconductor layer, a processing step is effected at an area of said monocrystalline semiconductor substrate surface, the location of said area being defined relative to said reference marker already provided on said substrate surface.
Claim 7
Dependent Claim 47 words
A method as claimed in claim 5, in which said processing step effected at an area of said substrate surface involves the provision of an impurity-doped zone which forms in the semiconductor device a buried layer adjacent the interface of the substrate and the deposited semiconductor layer.
Claim 8
Dependent Claim 63 words
A method as in claim 1, wherein said marker comprises an oxidized-metal layer pattern enveloped between first and second protective layers, the first protective layers on the layer pattern serving to protect said layer pattern during the processing steps, the second protective layer being present between the oxidized-metal layer pattern and said substrate for protecting the substrate against contamination from said layer pattern.

References Cited (Backward Citations)

US3428499A Cited
US3539876A Cited
US3671338A Cited
US3679497A Cited
US3715242A Cited
US3710101A Cited
US3879613A Cited
US3895234A Cited
US3832561A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1981-11-13 1982-05-15 1982-11-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1985-11-13 1986-05-15 1986-11-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1989-11-13 1990-05-15 1990-11-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag