US4103273A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for batch fabricating semiconductor devices
Assignee: Honeywell Inc
•
Filing: 1974-09-30
•
Granted: 1978-07-25
•
Expires: 1994-09-30
Abstract
Abstract A method for batch fabricating semiconductor stress sensors having the semiconductor material diaphragm rigidly joined to a support flange made of the same semi-conducting material. Two processed silicon slices, one to form diaphragms and the other to form support flanges, are rigidly joined. The joined slices are then partitioned to form individual stress sensors.
Inventors
- 👤 Hans W. Keller
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 19:11
CPC Classifications
G; G01; G01L; G01L9/00; G01L9/0041; G01L9/0042; H; H10; H10D; H10D48/00; H10D48/50
Claims Analysis
Total Claims: 38
Claim 1
Independent Claim
79 words
A method for batch fabricating semiconductor material stress sensors comprising: forming access holes at selected locations through a first major surface of a first wafer of said semiconductor material, bonding a second wafer of said semiconductor material to said first wafer having said access holes therein, forming electrical elements in said second wafer at locations corresponding to said access holes through a second major surface of said second wafer, and partitioning said joined wafers to form said stress sensors.
Claim 2
Independent Claim
79 words
A method for batch fabricating semiconductor material stress sensors comprising: forming access holes at selected locations through a first major surface of a first wafer of said semiconductor material, bonding a second wafer of said semiconductor material to said first wafer having said access holes therein, forming electrical elements in said second wafer at locations corresponding to said access holes through a second major surface of said second wafer, and partitioning said joined wafers to form said stress sensors.
Claim 3
Dependent Claim
70 words
The method of claim 1 wherein said forming of access holes is accomplished by: masking said first major surface of said first wafer with a first masking material which resists a first selected etching agent, exposing said first major surface at said selected locations, and applying said first etching agent capable of etching said semiconductor material to said masked and exposed first major surface until said access holes are formed.
Claim 4
Dependent Claim
44 words
The method of claim 1 wherein said bonding is accomplished by: forming diaphragms by recessing in said second wafer located to correspond to said access holes in said first wafer, and bonding said wafers together such that said diaphragms substantially overlap said access holes.
Claim 5
Dependent Claim
26 words
The method of claim 1 wherein said bonding includes: bonding said wafers together, and forming diaphragms by recessing in said second wafer through said access holes.
Claim 6
Dependent Claim
33 words
The method of claim 1 wherein said bonding includes: bonding said wafers together, and reducing the thickness of said second wafer by removing material from an unbonded major surface of said second wafer.
Claim 7
Dependent Claim
15 words
The method of claim 1 wherein said forming of access holes is accomplished by machining.
Claim 8
Dependent Claim
22 words
The method of claim 1 wherein said forming of electrical elements is accomplished at an unbonded major surface of said second wafer.
Claim 9
Dependent Claim
48 words
The method of claim 2 wherein said bonding is accomplished by: using as said masking material a material capable of forming an eutectic bond between surfaces of said semiconducting material, and attaching said second wafer to said first major surface with said access holes by an eutectic bond.
Claim 10
Dependent Claim
12 words
The method of claim 4 wherein said recessing is accomplished by etching.
Claim 11
Dependent Claim
14 words
The method of claim 5 wherein said reducing of thickness is accomplished by etching.
Claim 12
Dependent Claim
14 words
The method of claim 5 wherein said reducing of thickness is accomplished by machining.
Claim 13
Independent Claim
84 words
A method for batch fabricating semiconductor material stress sensors comprising: forming access holes at selected locations through a first major surface of a first wafer of said semiconductor material, forming electrical elements in a second wafer of said semiconductor material at locations corresponding to said access holes through a second major surface of said second wafer, bonding said second wafer having said electrical elements therein to said first wafer having said access holes therein, and partitioning said joined wafers to form said stress sensors.
Claim 14
Independent Claim
84 words
A method for batch fabricating semiconductor material stress sensors comprising: forming access holes at selected locations through a first major surface of a first wafer of said semiconductor material, forming electrical elements in a second wafer of said semiconductor material at locations corresponding to said access holes through a second major surface of said second wafer, bonding said second wafer having said electrical elements therein to said first wafer having said access holes therein, and partitioning said joined wafers to form said stress sensors.
Claim 15
Dependent Claim
53 words
The method of claim 12 wherein said bonding is accomplished by: forming diaphragms by recessing in said second wafer located to correspond to said access holes in said first wafer through a major surface opposite said second major surface, and bonding said wafers together such that said diaphragms substantially overlap said access holes.
Claim 16
Dependent Claim
44 words
The method of claim 12 wherein said bonding is accomplished by: bonding said wafers together, and forming diaphragms by recessing in said second wafer located to correspond to said access holes in said first wafer through an unbonded major surface of said second wafer.
Claim 17
Independent Claim
96 words
A method for batch fabricating semiconductor material stress sensors comprising: bonding a first wafer of said semiconductor material to a second wafer of said semiconductor material, forming access holes at selected locations through a first major surface of said first wafer opposite a surface thereof to which said second wafer is attached, forming electrical elements in said second wafer at locations corresponding to said access holes through a second major surface of said second wafer opposite a surface thereof to which said first wafer is attached, and partitioning said joined wafers to form said stress sensors.
Claim 18
Independent Claim
96 words
A method for batch fabricating semiconductor material stress sensors comprising: bonding a first wafer of said semiconductor material to a second wafer of said semiconductor material, forming access holes at selected locations through a first major surface of said first wafer opposite a surface thereof to which said second wafer is attached, forming electrical elements in said second wafer at locations corresponding to said access holes through a second major surface of said second wafer opposite a surface thereof to which said first wafer is attached, and partitioning said joined wafers to form said stress sensors.
Claim 19
Dependent Claim
30 words
The method of claim 15 wherein said forming of said access holes includes: forming said access holes, and forming diaphrahms by recessing in said second wafer through said access holes.
Claim 20
Independent Claim
93 words
A method for batch fabricating semiconductor material stress sensors comprising: forming sets of electrical elements in a first wafer of said semiconductor material at selected locations through a first major surface of said first wafer, bonding said first wafer to a second wafer of said semiconductor material, forming access holes in said second wafer at locations corresponding to said sets of electrical elements through a second major surface of said second wafer opposite a surface thereof to which said first wafer is attached, and partitioning said joined wafers to form said stress sensors.
Claim 21
Independent Claim
93 words
A method for batch fabricating semiconductor material stress sensors comprising: forming sets of electrical elements in a first wafer of said semiconductor material at selected locations through a first major surface of said first wafer, bonding said first wafer to a second wafer of said semiconductor material, forming access holes in said second wafer at locations corresponding to said sets of electrical elements through a second major surface of said second wafer opposite a surface thereof to which said first wafer is attached, and partitioning said joined wafers to form said stress sensors.
Claim 22
Dependent Claim
19 words
The method claim 17 wherein said forming of access holes includes forming diaphragms by recessing in said first wafer.
Claim 23
Independent Claim
82 words
The method of manufacturing a plurality of semiconductor transducers simultaneously which comprises forming a plurality of holes in a first wafer of semiconductor material; forming a plurality of strain sensitivity electrical components on a selected surface of a second wafer of semiconductor material; joining in proper alignment said first wafer of semiconductor material and said second wafer of semiconductor material such that said second wafer of semiconductor material covers the holes in said first wafer of semiconductor material in a selected manner.
Claim 24
Independent Claim
82 words
The method of manufacturing a plurality of semiconductor transducers simultaneously which comprises forming a plurality of holes in a first wafer of semiconductor material; forming a plurality of strain sensitivity electrical components on a selected surface of a second wafer of semiconductor material; joining in proper alignment said first wafer of semiconductor material and said second wafer of semiconductor material such that said second wafer of semiconductor material covers the holes in said first wafer of semiconductor material in a selected manner.
Claim 25
Dependent Claim
71 words
Structure which comprises: a first semiconductor wafer with a first surface and a second surface and a plurality of holes formed in said first surface; a second semiconductor wafer containing a first surface and a second surface; means joining said first wafer to said second wafer and a plurality of strain sensitive electrical components formed on a selected surface of said two wafers in cooperating relationship to said plurality of holes.
Claim 26
Dependent Claim
71 words
Structure which comprises: a first semiconductor wafer with a first surface and a second surface and a plurality of holes formed in said first surface; a second semiconductor wafer containing a first surface and a second surface; means joining said first wafer to said second wafer and a plurality of strain sensitive electrical components formed on a selected surface of said two wafers in cooperating relationship to said plurality of holes.
Claim 27
Dependent Claim
21 words
Structure as in claim 20 wherein said strain sensitive electrical components are formed on said first surface of said second wafer.
Claim 28
Dependent Claim
23 words
Structure as in claim 20 wherein said plurality of strain sensitive electrical components are formed on said second surface of said second wafer.
Claim 29
Dependent Claim
23 words
Structure as in claim 20 wherein said plurality of strain sensitive electrical components are formed on said second surface of said first wafer.
Claim 30
Dependent Claim
17 words
Structure as in claim 20 wherein said plurality of holes extend part way through said first wafer.
Claim 31
Dependent Claim
16 words
Structure as in claim 20 wherein said plurality of holes extend completely through said first wafer.
Claim 32
Dependent Claim
37 words
Structure as in claim 20 wherein said plurality of strain sensitive electrical components are formed on said selected surface in a position such that maximum electrical signal is generated for a given deflection of said selected surface.
Claim 33
Dependent Claim
14 words
Structure as in claim 20 wherein a vacuum exits in each of said holes.
Claim 34
Dependent Claim
15 words
Structure as in claim 20 wherein each of said holes contains a selected reference pressure.
Claim 35
Dependent Claim
65 words
A semiconductor transducer comprising a first portion of a semiconductor material containing therein a hole; a second portion of semiconductor material placed over the top of said hole, said hole containing a selected reference pressure; and strain sensitive electrical components formed on the bottom surface of said first portion of semiconductor material so as to be responsive to variations in pressures incident upon said transducer.
Claim 36
Dependent Claim
65 words
A semiconductor transducer comprising a first portion of a semiconductor material containing therein a hole; a second portion of semiconductor material placed over the top of said hole, said hole containing a selected reference pressure; and strain sensitive electrical components formed on the bottom surface of said first portion of semiconductor material so as to be responsive to variations in pressures incident upon said transducer.
Claim 37
Dependent Claim
13 words
Structure as in claim 29 wherein said selected reference pressure is a vacuum.
Claim 38
Dependent Claim
48 words
A semiconductor pressure transducer formed from the structure of claim 20 comprising a strain sensitive electrical component and a hole formed by subdividing the said two semiconductor wafers of claim 35 into individual units, each of which contains one of said strain sensitive electrical components and one hole.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1981-07-24 | 1982-01-23 | 1982-07-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1985-07-24 | 1986-01-23 | 1986-07-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1989-07-24 | 1990-01-23 | 1990-07-25 | $7700.00 | Window Closed / Lapsed |