← Back to Patent Explorer
US4070709A Expired / Lapsed US ⏱️ 0.0 years remaining

Piecewise linear predictive coding system

Assignee: United States Department of the Air Force
•
Filing: 1976-10-13
•
Granted: 1978-01-24
•
Expires: 1996-10-13
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Improved fidelity and reduced computational requirements are achieved in a linear predictive coding (LPC) system that utilizes multichannel signal processing and reduced sampling rates. The input analog signal is divided by filters into multiple, contiguous, substantially equal bandwidth signal components and each component is digitized and processed by a separate standard LPC transmit-receive system. Each transmit-receive system operates at a sampling rate that is equal to the normal sampling rate for the signal being processed divided by the number of channels or signal components used. The received signal components are filtered, converted to analog, and summed.

Inventors

  • 👤 John E. Roberts
  • 👤 Richard H. Wiggins

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-22 22:53
CPC Classifications
G; G06; G06J; G06J1/00; G10; G10L; G10L19/00; G10L19/04

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 76 words
An LPC signal processing system comprising means for dividing an input analog signal into N contiguous, substantially equal bandwidth signal components, a separate LPC transmitting and receiving circuit connected to process each said signal component, each said LPC transmitting and receiving circuit having a sampling rate of (2 f max /N), f max being the upper limit frequency of the input signal bandwidth, and means for summing the outputs of said LPC transmitting and receiving circuits.
Claim 2
Dependent Claim 76 words
An LPC signal processing system comprising means for dividing an input analog signal into N contiguous, substantially equal bandwidth signal components, a separate LPC transmitting and receiving circuit connected to process each said signal component, each said LPC transmitting and receiving circuit having a sampling rate of (2 f max /N), f max being the upper limit frequency of the input signal bandwidth, and means for summing the outputs of said LPC transmitting and receiving circuits.
Claim 3
Dependent Claim 121 words
An LPC signal processing system comprising filter means for dividing the system input analog signal into N contiguous, substantially equal bandwidth signal components, an analog to digital converter for digitizing each said signal component, each analog to digital converter having a sampling rate of (2 f max /N), f max being the upper limit frequency of the input signal bandwidth, a separate LPC transmitting and receiving circuit connected to process the digitized output of each analog to digital converter, a digital to analog converter having a sampling rate of (2 f max /N) connected to the output of each transmitter and receiving circuit, means for filtering the output of each digital to analog converter, and means for summing said filtered outputs.
Claim 4
Dependent Claim 121 words
An LPC signal processing system comprising filter means for dividing the system input analog signal into N contiguous, substantially equal bandwidth signal components, an analog to digital converter for digitizing each said signal component, each analog to digital converter having a sampling rate of (2 f max /N), f max being the upper limit frequency of the input signal bandwidth, a separate LPC transmitting and receiving circuit connected to process the digitized output of each analog to digital converter, a digital to analog converter having a sampling rate of (2 f max /N) connected to the output of each transmitter and receiving circuit, means for filtering the output of each digital to analog converter, and means for summing said filtered outputs.
Claim 5
Dependent Claim 178 words
An LPC signal processing system comprising a low pass filter for filtering the system input analog signal, an analog to digital converter connected to digitize said filtered input signal, said analog to digital converter having a sampling rate of 2 f max , f max being equal to the upper frequency limit of said low pass filter, filter means for dividing the output of said analog to digital converter into N contiguous substantially equal bandwidth signal components, an input sampling switch for sampling the outputs of each said filter means at a sampling rate of (2 f max /N), a separate LPC transmitting and receiving circuit connected to process the outputs of each input switch, an output sampling switch for sampling the outputs of each transmitting and receiving circuit at a sampling rate of (N/2 f max ), filter means for filtering the outputs of each output sampling switch, means for summing said filtered outputs, ad a digital to analog converter connected to the output of said summing means having a sampling rate of 2 f max .
Claim 6
Dependent Claim 178 words
An LPC signal processing system comprising a low pass filter for filtering the system input analog signal, an analog to digital converter connected to digitize said filtered input signal, said analog to digital converter having a sampling rate of 2 f max , f max being equal to the upper frequency limit of said low pass filter, filter means for dividing the output of said analog to digital converter into N contiguous substantially equal bandwidth signal components, an input sampling switch for sampling the outputs of each said filter means at a sampling rate of (2 f max /N), a separate LPC transmitting and receiving circuit connected to process the outputs of each input switch, an output sampling switch for sampling the outputs of each transmitting and receiving circuit at a sampling rate of (N/2 f max ), filter means for filtering the outputs of each output sampling switch, means for summing said filtered outputs, ad a digital to analog converter connected to the output of said summing means having a sampling rate of 2 f max .

References Cited (Backward Citations)

US3502986A Cited
US3927268A Cited
US3740476A Cited
US3973199A Cited
US3973081A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1981-01-23 1981-07-25 1982-01-24 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1985-01-23 1985-07-25 1986-01-24 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1989-01-23 1989-07-25 1990-01-24 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag