US4037215A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Key controlled address relocation translation system
Assignee: International Business Machines Corp
•
Filing: 1976-04-30
•
Granted: 1977-07-19
•
Expires: 1996-04-30
Abstract
Abstract Active address keys (AAK) are translated into respective addressabilities in physical main memory. Each addressability comprises one or more physical blocks which may be scattered in the main memory. Each address key represents the assigned addressability in main memory for a logical address space. Plural key register sections may be loaded with the same or different address keys. For each storage access request, received from a processor or I/O channel, AAK select circuits outgate to the translator the key in the key register section corresponding to the type of the current storage access request to determine the addressability available to the access request. Each address key identifies a particular stack of one or more segmentation registers. Each segmentation register can be assigned the address of any segment (i.e. a block of contiguous physical addresses located anywhere in the main memory). Each segmentation register also has validity and read-only flag bits for its assigned block. Each stack can translate a contiguous set of logical addresses into physical addresses. For each storage access request for a logical address, and not apparent to the usury program, a stack is addressed by the AAK to translate the logical address to a real address within the assigned addressability. Then a register in the stack is selected by high-order bits in the logical address. The addressed register outputs an assigned block address. Low order bits in the logical address select a byte address in the assigned block. The main memory can have any physical size, which is coordinated with the number of stacks, and to the number of segmentation registers in each stack.
Inventors
- 👤 Richard Eugene Birney
- 👤 Michael Ian Davis
- 👤 Robert Allen Hood
- 👤 Lynn Allan Graybiel
- 👤 Samuel Kahn
- 👤 William Steese Osborne
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 17:42
CPC Classifications
G; G06; G06F; G06F12/00; G06F12/02; G06F12/0223; G06F12/0292
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
297 words
A protected relocatable storage system using a plurality of address keys assignable in any order to areas of physical storage, the physical storage areas being assignable to the address keys to comprehend up to all of an overall physical main memory used by the storage system, comprising storage access request means in a processor for sensing and signalling each type of storage access request made by the processor, the request type signals including an instruction fetch signal and at least one type of operand fetch signal, key register means having at least an instruction address key section and an operand address key section, key selection means being actuatable by the instruction fetch signal or the operand fetch signal when a storage access is granted for a requesting signal to outgate the content of a selected key register section in the key register means as an active address key, address translation means receiving the active address key as an implicit high-order part of a logical machine address for a storage access request, which logical machine address comprises the active address key concatenated with an explicit program-derived logical address which is either an instruction counter logical address or a logical operand address, the address translation means converting the logical machine address into a physical storage address for locating an addressable unit in a physical storage area identified by the active address key, physical storage means accessing the addressable unit at the physical storage address, whereby changing the key in any key register section changes the location in the physical storage means of all addressable units assigned to the key without changing the logical location of any instruction in any program or any operand address specified in an instruction, and whereby the keys are transparent to the program-derived logical addresses.
Claim 2
Dependent Claim
297 words
A protected relocatable storage system using a plurality of address keys assignable in any order to areas of physical storage, the physical storage areas being assignable to the address keys to comprehend up to all of an overall physical main memory used by the storage system, comprising storage access request means in a processor for sensing and signalling each type of storage access request made by the processor, the request type signals including an instruction fetch signal and at least one type of operand fetch signal, key register means having at least an instruction address key section and an operand address key section, key selection means being actuatable by the instruction fetch signal or the operand fetch signal when a storage access is granted for a requesting signal to outgate the content of a selected key register section in the key register means as an active address key, address translation means receiving the active address key as an implicit high-order part of a logical machine address for a storage access request, which logical machine address comprises the active address key concatenated with an explicit program-derived logical address which is either an instruction counter logical address or a logical operand address, the address translation means converting the logical machine address into a physical storage address for locating an addressable unit in a physical storage area identified by the active address key, physical storage means accessing the addressable unit at the physical storage address, whereby changing the key in any key register section changes the location in the physical storage means of all addressable units assigned to the key without changing the logical location of any instruction in any program or any operand address specified in an instruction, and whereby the keys are transparent to the program-derived logical addresses.
Claim 3
Dependent Claim
217 words
A protected relocatable storage system as defined in claim 1, in which the address translation means further comprises a plurality of stacks of registers, each stack associated with a single logically contiguous address space in the storage system, and each register loadable with a physical address of any block of physical storage, in which non-contiguous blocks of physical storage may be included in the addressability translatable from any logical address space, stack addressing means for receiving and decoding the active address key for generating a stack address signal for accessing a selected stack amont the plurality of stacks, an address register storing each program-derived logical address, including a high-order address part and a low-order address part, register selection means for receiving and decoding the high-order part of the program-derived logical address to generate a register address signal for accessing a particular register in a selected stack and outputting its content as a translated block address, memory addressing means for accessing a physical block in main memory identified by the outputted content of the particular register, and the memory address means also receiving the low-order part of the address register for accessing a required addressable unit in the accessed physical block, whereby the accessed addressable unit in the storage system is the translation of the program-derived logical address.
Claim 4
Dependent Claim
32 words
An addressing system as defined in claim 2, in which each of the stacks includes a plurality of registers, whereby each register can contain the address of a contiguous physical storage area.
Claim 5
Dependent Claim
61 words
An addressing system as defined in claim 2, further comprising flag bit positions provided with each register in each stack, including at least, a valid bit position to indicate if the content of the register contains a valid block address, and a read-only bit position for controlling the blockage of any write access attempts to the block addressed by the register.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1980-07-18 | 1981-01-17 | 1981-07-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1984-07-18 | 1985-01-17 | 1985-07-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1988-07-18 | 1989-01-17 | 1989-07-19 | $7700.00 | Window Closed / Lapsed |