US3961254A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Testing embedded arrays
Assignee: International Business Machines Corp
•
Filing: 1974-12-20
•
Granted: 1976-06-01
•
Expires: 1994-12-20
Abstract
Abstract An LSI semiconductor device includes a memory array incorporating address, data and buffer registers, and associated combinatorial and/or sequential logic circuitry. The array is "embedded" in the sense that the memory array is not directly accessible, either in whole or in part, from the input and output terminals or pads of the device. To facilitate testing, means which bypass the associated logic circuitry are provided for scanning information directly into the address and data registers. The information so introduced is shifted through the register strings. The interconnections from the associated logic circuitry are inhibited during the testing mode while the information shifting means are inhibited during an operative mode. The information scanned into the registers may be scanned out to determine whether there is a defect or problem in the register strings. Output levels from the array are compared with an expected output.
Inventors
- 👤 Joseph R. Cavaliere
- 👤 Rocco Robortaccio
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 17:25
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/3185; G01R31/318533; G11; G11C; G11C29/00; G11C29/04; G11C29/08; G11C29/12; G11C29/18; G11C29/30; G11C29/32; G11C29/48
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
92 words
In an LSI semiconductor device comprising a memory array, including address, data and buffer registers, associated logic circuitry and primary access points to and from external circuitry, operatively associated and so arranged as to provide no direct access from said primary access points to all portions of said memory array, the improvement comprising: means bypassing said associated logic circuitry for loading a test pattern into one of said address and data registers directly from primary access points; and, means bypassing said associated logic circuitry for testing the output of said memory array.
Claim 2
Dependent Claim
92 words
In an LSI semiconductor device comprising a memory array, including address, data and buffer registers, associated logic circuitry and primary access points to and from external circuitry, operatively associated and so arranged as to provide no direct access from said primary access points to all portions of said memory array, the improvement comprising: means bypassing said associated logic circuitry for loading a test pattern into one of said address and data registers directly from primary access points; and, means bypassing said associated logic circuitry for testing the output of said memory array.
Claim 3
Dependent Claim
39 words
The invention defined by claim 1 including means for shifting the test pattern introduced into one of said address and data registers and means for scanning out the test pattern introduced into one of said address and data registers.
Claim 4
Dependent Claim
41 words
The invention defined by claim 2 including means for inhibiting said shifting means when said device is in an operative mode and for inhibiting access between said logic circuitry and said memory array when said device is in a test mode.
Claim 5
Dependent Claim
25 words
The invention defined by claim 1 wherein said test means includes a compare network for comparing said memory array test output with predetermined expected outputs.
Claim 6
Dependent Claim
26 words
The invention defined by claim 1 wherein said test means includes a string of shift register latches for monitoring the out-of-phase output from said memory array.
Claim 7
Dependent Claim
91 words
In the method of testing an LSI semi-conductor device that includes logic circuitry, a memory array including address data and buffer registers and primary access points to and from external circuitry, operatively associated and so arranged as to provide no direct access from said primary access points to portions of said memory array, the improvement which comprises: bypassing said associated logic circuitry; loading a test pattern into one of said address and data registers directly from said primary access points; performing the array; and, testing the output of said memory array.
Claim 8
Dependent Claim
91 words
In the method of testing an LSI semi-conductor device that includes logic circuitry, a memory array including address data and buffer registers and primary access points to and from external circuitry, operatively associated and so arranged as to provide no direct access from said primary access points to portions of said memory array, the improvement which comprises: bypassing said associated logic circuitry; loading a test pattern into one of said address and data registers directly from said primary access points; performing the array; and, testing the output of said memory array.
Claim 9
Dependent Claim
46 words
The invention defined by claim 6 including loading a test pattern into said one of said address and data registers from said operatively associated logic circuitry after performing the array, and performing the array after a second time and then testing the output of said array.
References Cited (Backward Citations)
US3387276A
Cited
US3758761A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1979-06-01 | 1979-12-01 | 1980-06-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1983-06-01 | 1983-12-01 | 1984-06-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1987-06-01 | 1987-12-01 | 1988-06-01 | $7700.00 | Window Closed / Lapsed |