← Back to Patent Explorer
US3882498A Expired / Lapsed US ⏱️ 0.0 years remaining

Adaptive array processor providing improved mainlobe maintenance

Assignee: General Electric Co
•
Filing: 1973-02-22
•
Granted: 1975-05-06
•
Expires: 1993-02-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In an AMTI adaptive array, each array antenna element is connected to an element circuit which multiplies the contribution of each antenna element to the total return by a weight. The element circuits and further signal processing circuitry comprise the array processor. The element circuits include well-known cross correlator control loops. In accordance with the present invention, a signal whose pulse repetition interval to pulse repetition interval doppler phase shift is 180* out of phase with clutter returns is supplied to a control loop. Thus even with clutter at or near the look angle, mainlobe gain is maintained. Consequently, a ''''two pulse'''' MTI circuit utilizing a single delay line in each element circuit may be utilized rather than a two delay line element circuit which would normally be required to provide a signal to noise ratio value indicative of mainlobe gain which would be required for compatability with further MTI processing circuitry.

Inventors

  • 👤 August L Mcguffin

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 14:31
CPC Classifications
H; H01; H01Q; H01Q3/00; H01Q3/26; H01Q3/2605; H01Q3/2611; H01Q3/2617; G; G01; G01S; G01S1/00; G01S1/02; G01S13/00; G01S13/02; G01S13/50; G01S13/52; G01S13/522; G01S13/524; G01S13/5242

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 180 words
An adaptive AMTI processor for receive-mode operation with an array antenna, comprising, in combination: a plurality of element circuits connected, one each, to the respective antenna elements, each said circuit including a delay line arranged to receive the output from the antenna element, a pair of cross-correlator control loops connected respectively to the input and output of said delay line, weighting feedback means connected to said cross-correlator control loops and incorporating beam-forming circuit means operable to control the gain of said cross-correlator control loops to suppress signal returns incident upon said antenna from all directions other than the angle of a narrow arc centered about the antenna boresight, and phase shift means also incorporated in said weighting feedback means for introducing into the feedback signal path a phase shift approximately 180* greater than the phase difference between corresponding clutter return signals appearing at the input and output of said delay line; an AMTI canceller circuit; and summing circuit means for combining all outputs from said crosscorrelator control loops and passing the resultant signal to said AMTI canceller circuit for processing.
Claim 2
Dependent Claim 180 words
An adaptive AMTI processor for receive-mode operation with an array antenna, comprising, in combination: a plurality of element circuits connected, one each, to the respective antenna elements, each said circuit including a delay line arranged to receive the output from the antenna element, a pair of cross-correlator control loops connected respectively to the input and output of said delay line, weighting feedback means connected to said cross-correlator control loops and incorporating beam-forming circuit means operable to control the gain of said cross-correlator control loops to suppress signal returns incident upon said antenna from all directions other than the angle of a narrow arc centered about the antenna boresight, and phase shift means also incorporated in said weighting feedback means for introducing into the feedback signal path a phase shift approximately 180* greater than the phase difference between corresponding clutter return signals appearing at the input and output of said delay line; an AMTI canceller circuit; and summing circuit means for combining all outputs from said crosscorrelator control loops and passing the resultant signal to said AMTI canceller circuit for processing.

References Cited (Backward Citations)

US3202990A Cited
US3208065A Cited
US3725922A Cited
US3727220A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1978-05-05 1978-11-04 1979-05-06 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1982-05-05 1982-11-04 1983-05-06 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1986-05-05 1986-11-04 1987-05-06 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag