← Back to Patent Explorer
US3778778A Expired / Lapsed US ⏱️ 0.0 years remaining

Calculator with self-synchronous recirculating memory

Assignee: Singer Co
•
Filing: 1970-12-22
•
Granted: 1973-12-11
•
Expires: 1990-12-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A self-synchronous recirculating memory for use in an electronic calculator. A serial data train having a special synchronizing pulse at the leading end is continuously recirculated through a recirculating memory comprising a dynamic storage device and portions of the calculator arithmetic unit. Each reappearance of the leading sync pulse at the output of the storage device starts the operation of the calculator timing unit. The timing unit is provided with circuitry for automatically stopping the timing unit once a predetermined count is reached. Special circuitry places a sync pulse in the recirculating memory when no data is present therein.

Inventors

  • 👤 R Ragen

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 10:14
CPC Classifications
G; G11; G11C; G11C21/00; G06; G06F; G06F15/00; G06F15/02; G06F3/00; G06F3/01; G06F3/02; G06F3/023; G06F3/027; G06F3/14; G06F3/153

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 103 words
An electronic device comprising: a memory loop for serially recirculating data including a synchronizing signal stored therein; a timing unit coupled to said memory loop for providing data entry and recirculation timing signals; said timing unit including a free-running oscillator for providing timing reference pulses; control means coupled to said timing unit for controlling the generation of said timing signals; means for coupling said synchronizing signal to said control means to initiate the generation of said timing signals; and means for coupling at least a preselected one of said timing signals to said control means to stop the generation of said timing signals.
Claim 2
Dependent Claim 103 words
An electronic device comprising: a memory loop for serially recirculating data including a synchronizing signal stored therein; a timing unit coupled to said memory loop for providing data entry and recirculation timing signals; said timing unit including a free-running oscillator for providing timing reference pulses; control means coupled to said timing unit for controlling the generation of said timing signals; means for coupling said synchronizing signal to said control means to initiate the generation of said timing signals; and means for coupling at least a preselected one of said timing signals to said control means to stop the generation of said timing signals.
Claim 3
Dependent Claim 23 words
The device of claim 1 further including means coupled to said memory loop for initially inserting said synchronizing signal into said memory loop.
Claim 4
Dependent Claim 14 words
The device of claim 1 wherein said memory loop includes an acoustic delay line.
Claim 5
Dependent Claim 44 words
The device of claim 1 wherein said timing unit includes a plurality of serially connected counters, and said control means includes means for resetting said counters to a predetermined initial state in response to the generation of said preselected one of said timing signals.
Claim 6
Dependent Claim 58 words
The device of claim 1 wherein said memory loop includes a storage device having an access portion and further including an arithmetic unit coupled to said access portion of said storage device for performing operations on said data, said arithmetic unit having a first portion for providing a normAl recirculation path for said data in said memory loop.
Claim 7
Dependent Claim 32 words
The device of claim 1 wherein said timing unit includes a gate coupled to said oscillator and said control means includes a bistable device coupled to an enabling input of said gate.
Claim 8
Dependent Claim 22 words
The device of claim 6 wherein said preselected one of said timing signals is coupled to an input of said bistable device.

References Cited (Backward Citations)

US3064241A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1976-12-10 1977-06-11 1977-12-11 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1980-12-10 1981-06-11 1981-12-11 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1984-12-10 1985-06-11 1985-12-11 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag