US3735362A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Shift register interconnection system
Assignee: International Business Machines Corp
•
Filing: 1971-09-22
•
Granted: 1973-05-22
•
Expires: 1991-09-22
Abstract
Abstract Units of a data processing system communicate on a ring connection of shift register stages. The number of stages in a shift register is made small to avoid the delays that accompany the long data paths of a large ring system. Interconnecting stages are provided to direct a message on a first ring to a second ring according to an address contained in the message. Several useful configurations are disclosed. With this arrangement, a system of small rings can be expanded without correspondingly lengthening the average time for transmitting a message in the system.
Inventors
- 👤 R Ashany
- 👤 L Audretsch
- 👤 M Pisterzi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 17:54
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/38; G06F13/42; G06F13/4204; G06F13/4208; G06F13/4213; H; H04; H04L; H04L12/00; H04L12/28; H04L12/46; H04L12/4637
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
153 words
A ring shift register system for a data processing system comprising: a plurality of ring connections of shift register stages interconnected to shift a message in a predetermined direction from one stage to another, said message having an address portion defining one of said plurality of rings and a destination unit in the addressed ring, each said stage having register means for holding a message applied to the stage, means for reading an address portion of a message, and means responsive to an address to direct a message to the next stage or to an addressed load associated with the stage, and an interconnection stage connected between a first ring and a second ring and having means to transfer messages from the preceding stage to the next stage of the same ring or to the next stage of an addressed one of the other ring according to the address portion of the message.
Claim 2
Dependent Claim
153 words
A ring shift register system for a data processing system comprising: a plurality of ring connections of shift register stages interconnected to shift a message in a predetermined direction from one stage to another, said message having an address portion defining one of said plurality of rings and a destination unit in the addressed ring, each said stage having register means for holding a message applied to the stage, means for reading an address portion of a message, and means responsive to an address to direct a message to the next stage or to an addressed load associated with the stage, and an interconnection stage connected between a first ring and a second ring and having means to transfer messages from the preceding stage to the next stage of the same ring or to the next stage of an addressed one of the other ring according to the address portion of the message.
Claim 3
Dependent Claim
67 words
The system of claim 1 Wherein said interconnection stage comprises buffer means, register means for each ring for holding a message transferred to the interconnection stage from the preceding stage of a ring, logic means for comparing the address portion of a message with a predetermined address distinguishing one ring from another, and means responsive to said address comparing means to enter messages into said buffer means.
Claim 4
Dependent Claim
30 words
The system of claim 2 wherein said logic means comprises means responsive to a vacancy in said register means for entering a message from said buffer into the addressed ring.
Claim 5
Dependent Claim
74 words
The system of claim 3 comprising first, second and third rings, an interconnection stage connecting said first ring to a first point on said third ring, a second interconnection stage connecting said second ring to a second point on said third ring, and means in each said interconnection stage to transfer messages from one ring to another or to the next stage of the same ring according to the address portion of the message.
Claim 6
Dependent Claim
55 words
The system of claim 4 comprising a plurality of interconnection stages connecting said first and second rings, the connection of said interconnection stages of said rings defining ring segments having intervening register stages and means in each of said interconnection stages for routing messages from one of said segments to another according to said address.
Claim 7
Dependent Claim
43 words
The system of claim 3 comprising a third and a fourth ring, a second interconnection stage connecting said first and third rings, a third interconnection stage connecting said third and fourth rings, and a fourth interconnection stage connecting said fourth and second rings.
Claim 8
Dependent Claim
28 words
The system of claim 6 further comprising a fifth interconnection stage connecting said first and fourth rings and a sixth interconnection stage connecting said second and third rings.
Claim 9
Dependent Claim
35 words
The system of claim 5 wherein said logic means includes means for comparing the destination address of a message with a plurality of destination ring segment addresses for accepting messages according to a predetermined routing.
Claim 10
Dependent Claim
37 words
The system of claim 8 wherein said comparing means comprises means holding a plurality of destination segment addresses and means comparing said segment addresses with a message address for accepting a message according to a predetermined routing.
Claim 11
Dependent Claim
130 words
A ring shift register system for a data processing system comprising: a first, second and third ring of shift register stages, each of said stages having register means for holding a message applied to the stage, means for reading an address portion of a message, gating circuits responsive to said address to direct said message to a next stage of the ring or to remove said message from said ring, and means responsive to a vacancy in said stage for entering messages in the ring, and means interconnecting two of said stages in each ring and one of said stages in each other ring to form interconnection stages in which messages are transferred from ring to ring or to the next stage in the same ring according to the address.
Claim 12
Dependent Claim
130 words
A ring shift register system for a data processing system comprising: a first, second and third ring of shift register stages, each of said stages having register means for holding a message applied to the stage, means for reading an address portion of a message, gating circuits responsive to said address to direct said message to a next stage of the ring or to remove said message from said ring, and means responsive to a vacancy in said stage for entering messages in the ring, and means interconnecting two of said stages in each ring and one of said stages in each other ring to form interconnection stages in which messages are transferred from ring to ring or to the next stage in the same ring according to the address.
References Cited (Backward Citations)
US3132324A
Cited
US2939120A
Cited
US3274556A
Cited
US3386082A
Cited
US3564502A
Cited
US3623011A
Cited
US3659271A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1976-05-21 | 1976-11-20 | 1977-05-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1980-05-21 | 1980-11-20 | 1981-05-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1984-05-21 | 1984-11-20 | 1985-05-22 | $7700.00 | Window Closed / Lapsed |