← Back to Patent Explorer
US3665323A Expired / Lapsed US ⏱️ 0.0 years remaining

Proportional digital control for radio frequency synthesizers

Assignee: Collins Radio Co
•
Filing: 1971-05-10
•
Granted: 1972-05-23
•
Expires: 1991-05-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A proportional digital control system for radio frequency synthesizers using binary coded decimal control to a frequency synthesizer tunable in contiguous small interval increasing or decreasing steps throughout the frequency bandwidth range of operation. A fine tune dial switch circuit generates a two signal output with one a step count signal and the other an up-down control signal generated only upon rotation of the fine tuning dial and with the signal pulse rates thereof a direct function of the rate of fine tune dial turning. The up-down control signal is an up or down signal input to up-down pulse counting to BCD output circuits as determined by phase relation thereof to the step count signal and with the phase determined by direction of fine tune dial turning clockwise for up count and counterclockwise for down count. The up-down counters to BCD are in a chain circuit with carry over circuitry for up-down count transition from one digit location to another that in some equipments is paralleled by supplemental band switching circuits. The BCD outputs of the up-down counter chain circuits are applied to a frequency synthesizer circuit and to readout display device circuits.

Inventors

  • 👤 Max E Peterson

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 20:01
CPC Classifications
H; H03; H03B; H03B21/00; H03B21/01; H03B21/02; H03J; H03J5/00; H03J5/02; H03J5/0245; H03J5/0272

Claims Analysis

Total Claims: 13
Claim 1
Independent Claim 169 words
In a proportional digital control system using binary coded decimal control for tuning radio frequency synthesizers: a switching signal control source with reference signal pulse output means, an up-down count signal pulse means with up or down count determined by phase relation to the signal pulses of said reference signal pulse output means, and means for shifting signal pulse phase of said up-down count signal means relative to the reference signal pulses; a circuit chain of a plurality of up-down counter to binary coded decimal output circuit units connected to receive reference signal pulses and up-down count signal pulses, and with carry over interconnect between adjacent digit locations of said up-down counter circuit units; a frequency synthesizer with a BCD input frequency selector control circuit connected to the BCD output of said up-down counter circuit units; and a plurality of digit display devices with BCD signal input circuit means connected individually to receive the BCD output signals of the individual up-down counter circuit units of the respective digit locations.
Claim 2
Dependent Claim 169 words
In a proportional digital control system using binary coded decimal control for tuning radio frequency synthesizers: a switching signal control source with reference signal pulse output means, an up-down count signal pulse means with up or down count determined by phase relation to the signal pulses of said reference signal pulse output means, and means for shifting signal pulse phase of said up-down count signal means relative to the reference signal pulses; a circuit chain of a plurality of up-down counter to binary coded decimal output circuit units connected to receive reference signal pulses and up-down count signal pulses, and with carry over interconnect between adjacent digit locations of said up-down counter circuit units; a frequency synthesizer with a BCD input frequency selector control circuit connected to the BCD output of said up-down counter circuit units; and a plurality of digit display devices with BCD signal input circuit means connected individually to receive the BCD output signals of the individual up-down counter circuit units of the respective digit locations.
Claim 3
Dependent Claim 41 words
The proportional digital control system of claim 1, wherein said switching signal control source is fine tune means initiating up or down count tuning of said frequency synthesizer in contiguous small interval frequency steps throughout the frequency bandwidth range of operation.
Claim 4
Dependent Claim 87 words
The proportional digital control system of claim 2, wherein said fine tune means includes a rotary member with a plurality of sensing circuit interrupting means; drive means for turning said rotary member in clockwise or counterclockwise rotation; first and second sense circuit path interrupting means, with said first sense circuit interrupting means generating a pulse signal reference waveform; and with said second sense circuit interrupting means generating an up or a down count signal pulse waveform as determined by phase relation with said pulse signal reference waveform.
Claim 5
Dependent Claim 37 words
The proportional digital control system of claim 3, wherein said first and second sense circuit path interrupting means are magnetic relay switches activated by a plurality of substantially equally spaced bar magnets mounted on said rotary member.
Claim 6
Dependent Claim 62 words
The proportional digital control system of claim 3, wherein said first and second sense circuit path interrupting means include two light source means and two light detector means in aligned relation, respectively, and for light to shine through said rotary member; and with said rotary member in the form of a rotatably mounted disc with uniformly spaced opaque slots and transparent areas.
Claim 7
Dependent Claim 58 words
The proportional digital control system of claim 3, wherein converter circuit means with switching signal pulse waveform shaping of both the reference signal and the up-down count signal pulse waveforms with said switching signal control source includes R-C time constant delay means with both signal paths through said converter circuit means for resolving any switching threshold transition irregularities.
Claim 8
Dependent Claim 37 words
The proportional digital control system of claim 3, wherein band switching circuit means is connected to said circuit chain of up-down counter units paralleling said carry over circuitry in at least one location in said circuit chain.
Claim 9
Dependent Claim 42 words
The proportional digital control system of claim 7, wherein said contiguous small interval frequency steps are 100 Hz steps; and a plurality of said up-down counter units are 0 to 9 and back to 0 count units with four wire BCD outputs.
Claim 10
Dependent Claim 62 words
The proportional digital control system of claim 8 wherein a first section of said band switching circuit means is connected at a 100 kHz band switching location in said circuit chain of up-down counter units; and a second section of said band switching circuit means is connected at a 1 MHz band switching location in said circuit chain of up-down counter units.
Claim 11
Dependent Claim 65 words
The proportional digital control system of claim 9, wherein the highest digit up-down counter to BCD output unit is a 0, 1 and 2 back to 0 count unit with two BCD output lines connected both to said BCD input frequency selector control circuit of the frequency synthesizer and to the BCD input circuit means of the digit display device at the highest digit location.
Claim 12
Dependent Claim 92 words
The proportional digital control system of claim 7, wherein a plurality of said up-down counter units are provided with independent four wire inputs as information input tracking response inputs to the respective up-down counter units; and an enable signal input to each of the plurality of said up-down counter units responsive, with signal voltage applied thereto from a control location, to enable the up-down counter units to a tracking mode responsively setting to the signals input via said independent four wire inputs respective to each up-down counter unit from a control location.
Claim 13
Dependent Claim 44 words
The proportional digital control system of claim 3, wherein each of said plurality of up-down counter units is connected to receive reference signal pulses and up-down count signal pulses; and carry over signal gating connected circuitry in said circuit chain of up-down counter units.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1975-05-23 1975-11-22 1976-05-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1979-05-23 1979-11-22 1980-05-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1983-05-23 1983-11-22 1984-05-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag