← Back to Patent Explorer
US3605090A Expired / Lapsed US ⏱️ 0.0 years remaining

Decoder for convolutional self-orthogonal error-correcting codes

Assignee: AT&T Inc
•
Filing: 1969-04-16
•
Granted: 1971-09-14
•
Expires: 1989-04-16
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An error-correcting decoder for convolutional self-orthogonal codes includes a multistage syndrome register. A majority logic circuit is connected to selected stages of the register. If, during the decoding process, the logic circuit senses that a majority of the selected stages contain ''''1'''' signals, the circuit generates a correction signal that is utilized to invert the information digit currently being processed. Circuitry is provided responsive to such a correction signal for resetting to ''''0'''' all the selected stages of the syndrome register. In this way the undesirable error propagation characteristic of a conventional feedback decoder is significantly improved.

Inventors

  • 👤 Herbert O Burton

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 13:31
CPC Classifications
H; H04; H04L; H04L1/00; H04L1/004; H04L1/0056; H04L1/0059

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 4 words
What is claimed is:
Claim 2
Dependent Claim 46 words
A combination as in claim 1 wherein said majority logic circuit includes an output terminal, wherein each of said syndrome register stages includes a reset terminal, and wherein said resetting means comprises a delay unit connected between said output terminal and each of said reset terminals.
Claim 3
Dependent Claim 110 words
In combination in a decoder for convolutional self-orthogonal codes, a multistage syndrome register for storing a pattern of digits representative of the error status of received information digits, means for shifting said pattern through said register in a digit-by-digit manner, logic means connected to a selected plurality of the stages of said register for generating a ''''1'''' correction signal if a majority of said selected stages store ''''1'''' representations therein, and resetting means responsive to said ''''1'''' correction signal for clearing to ''''0'''' each of said selected stages that stores a ''''1'''' representation and for maintaining in its ''''0'''' state each of said selected stages that stores a ''''0'''' representation.
Claim 4
Dependent Claim 110 words
In combination in a decoder for convolutional self-orthogonal codes, a multistage syndrome register for storing a pattern of digits representative of the error status of received information digits, means for shifting said pattern through said register in a digit-by-digit manner, logic means connected to a selected plurality of the stages of said register for generating a ''''1'''' correction signal if a majority of said selected stages store ''''1'''' representations therein, and resetting means responsive to said ''''1'''' correction signal for clearing to ''''0'''' each of said selected stages that stores a ''''1'''' representation and for maintaining in its ''''0'''' state each of said selected stages that stores a ''''0'''' representation.
Claim 5
Dependent Claim 40 words
A combination as in claim 3 wherein said resetting means includes means for preventing a race condition in said decoder while at the same time ensuring that resetting of said selected stages takes place before said register is next shifted.
Claim 6
Dependent Claim 48 words
A combination as in claim 4 wherein said register comprises seven stages, the selected stages of which are the first, third, sixth and seventh stages thereof, wherein said resetting means is connected to the third, sixth and seventh stages, and wherein said preventing means comprises a delay unit.

References Cited (Backward Citations)

US3227999A Cited
US3303333A Cited
US3299285A Cited
US3469236A Cited
US3475724A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1974-09-13 1975-03-15 1975-09-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1978-09-13 1979-03-15 1979-09-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1982-09-13 1983-03-15 1983-09-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag