← Back to Patent Explorer
US3328769A Expired / Lapsed US ⏱️ 0.0 years remaining

Information sorting device

Assignee: Unisys Corp
•
Filing: 1964-04-21
•
Granted: 1967-06-27
•
Expires: 1984-04-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Iii Edwin S Lee

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-22 20:42
CPC Classifications
G; G11; G11C; G11C15/00; G11C15/04; G06; G06F; G06F7/00; G06F7/22; G06F7/24

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 380 words
A SORTING APPARATUS COMPRISING: (A) A COMPARE REGISTER COMPRISING A PLURALITY OF COMPARE CELLS ARRANGED IN ORDER BETWEEN A HIGHEST ORDER AND A LOWEST ORDER COMPARE CELL, EACH OF THE COMPARE CELLS BEING ADAPTED FOR STORING EITHER A FIRST SIGNAL REPRESENTING A BINARY CODED ONE BIT OR A SECOND SIGNAL, A SAID SECOND SIGNAL BEING REPRESENTATIVE OF EITHER A BINARY CODED ONE OR ZERO BIT; (B) A MEMORY DEVICE COMPRISING A PLURALITY OF MEMORY CELLS ARRANGED IN ROWS AND COLUMNS INCLUDING ONE COLUMN FOR EACH OF SAID COMPARE CELLS, ONE OF SAID COLUMNS OF MEMORY CELLS BEING A COLUMN OF MARKER MEMORY CELLS, THE MEMORY CELLS BEING ADAPTED FOR STORING EITHER A BINARY CODED ONE BIT OR ZERO BIT AND CHARACTERIZED AS CAPABLE OF FORMING COMPARE SIGNALS INDICATIVE OF EITHER A MATCH OR A MISMATCH BETWEEN THE STORAGE CONTENT THEREOF AND THE STORAGE CONTENT OF THE CORRESPONDING COMPARE CELL WHEN THE CORRESPONDING COMPARE CELL STORES A FIRST SIGNAL AND CAPABLE OF ALWAYS FORMING A SIGNAL INDICATIVE OF A MATCH WHEN THE CORRESPONDING COMPARE CELL STORES A SECOND SIGNAL; (C) MEANS RESPONSIVE TO COMPARE SIGNALS INDICATING THE MATCH OF MORE THAN ONE COMPLETE ROW FOR CAUSING THE STORAGE OF A FIRST SIGNAL IN THE HIGHEST ORDER COMPARE CELL WHICH CONTAINS A SECOND SIGNAL AND HAS A ONE BIT STORED IN THE CORRESPONDING COLUMN OF THE MEMORY DEVICE; (D) MEANS RESPONSIVE TO COMPARE SIGNALS INDICATING THE ABSENCE OF A MATCH OF A COMPLETE ROW FOR CAUSING THE STORAGE OF A SECOND SIGNAL IN THE LOWEST ORDER COMPARE CELL WHICH CONTAINS A FIRST SIGNAL IF THERE IS AT LEAST ONE FIRST SIGNAL IN THE COMPARE REGISTER AND THEREBY CAUSE THE CONTENT OF THE COMPARE REGISTER TO SEQUENTIALLY MATCH AND ISOLATE THE CONTENT OF THE ROWS IN THE MEMORY DEVICE; AND (E) MEANS RESPONSIVE TO THE COMPARE SIGNALS FOR SELECTIVELY CAUSING THE STORAGE OF A BIT IN THE MARKER CELL OF THE ROW, THE CONTENT OF WHICH IS ISOLATED FROM THE CONTENT OF THE OTHER ROWS BY THE MATCHING CONTENT OF THE COMPARE REGISTER, THE BIT STORED IN THE MARKER CELL BEING SUCH THAT A MISMATCH IS CAUSED BETWEEN THE CONTENT OF THE CORRESPONDING ROW AND THE CONTENT OF THE COMPARE REGISTER TO THEREBY PREVENT THE SAME WORD FROM BEING ISOLATED A SECOND TIME.
Claim 2
Dependent Claim 380 words
A SORTING APPARATUS COMPRISING: (A) A COMPARE REGISTER COMPRISING A PLURALITY OF COMPARE CELLS ARRANGED IN ORDER BETWEEN A HIGHEST ORDER AND A LOWEST ORDER COMPARE CELL, EACH OF THE COMPARE CELLS BEING ADAPTED FOR STORING EITHER A FIRST SIGNAL REPRESENTING A BINARY CODED ONE BIT OR A SECOND SIGNAL, A SAID SECOND SIGNAL BEING REPRESENTATIVE OF EITHER A BINARY CODED ONE OR ZERO BIT; (B) A MEMORY DEVICE COMPRISING A PLURALITY OF MEMORY CELLS ARRANGED IN ROWS AND COLUMNS INCLUDING ONE COLUMN FOR EACH OF SAID COMPARE CELLS, ONE OF SAID COLUMNS OF MEMORY CELLS BEING A COLUMN OF MARKER MEMORY CELLS, THE MEMORY CELLS BEING ADAPTED FOR STORING EITHER A BINARY CODED ONE BIT OR ZERO BIT AND CHARACTERIZED AS CAPABLE OF FORMING COMPARE SIGNALS INDICATIVE OF EITHER A MATCH OR A MISMATCH BETWEEN THE STORAGE CONTENT THEREOF AND THE STORAGE CONTENT OF THE CORRESPONDING COMPARE CELL WHEN THE CORRESPONDING COMPARE CELL STORES A FIRST SIGNAL AND CAPABLE OF ALWAYS FORMING A SIGNAL INDICATIVE OF A MATCH WHEN THE CORRESPONDING COMPARE CELL STORES A SECOND SIGNAL; (C) MEANS RESPONSIVE TO COMPARE SIGNALS INDICATING THE MATCH OF MORE THAN ONE COMPLETE ROW FOR CAUSING THE STORAGE OF A FIRST SIGNAL IN THE HIGHEST ORDER COMPARE CELL WHICH CONTAINS A SECOND SIGNAL AND HAS A ONE BIT STORED IN THE CORRESPONDING COLUMN OF THE MEMORY DEVICE; (D) MEANS RESPONSIVE TO COMPARE SIGNALS INDICATING THE ABSENCE OF A MATCH OF A COMPLETE ROW FOR CAUSING THE STORAGE OF A SECOND SIGNAL IN THE LOWEST ORDER COMPARE CELL WHICH CONTAINS A FIRST SIGNAL IF THERE IS AT LEAST ONE FIRST SIGNAL IN THE COMPARE REGISTER AND THEREBY CAUSE THE CONTENT OF THE COMPARE REGISTER TO SEQUENTIALLY MATCH AND ISOLATE THE CONTENT OF THE ROWS IN THE MEMORY DEVICE; AND (E) MEANS RESPONSIVE TO THE COMPARE SIGNALS FOR SELECTIVELY CAUSING THE STORAGE OF A BIT IN THE MARKER CELL OF THE ROW, THE CONTENT OF WHICH IS ISOLATED FROM THE CONTENT OF THE OTHER ROWS BY THE MATCHING CONTENT OF THE COMPARE REGISTER, THE BIT STORED IN THE MARKER CELL BEING SUCH THAT A MISMATCH IS CAUSED BETWEEN THE CONTENT OF THE CORRESPONDING ROW AND THE CONTENT OF THE COMPARE REGISTER TO THEREBY PREVENT THE SAME WORD FROM BEING ISOLATED A SECOND TIME.

References Cited (Backward Citations)

US3031650A Cited
US3121217A Cited
US3253264A Cited
US3264624A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1970-06-26 1970-12-26 1971-06-27 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1974-06-26 1974-12-26 1975-06-27 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1978-06-26 1978-12-26 1979-06-27 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag