← Back to Patent Explorer
US3305790A Expired / Lapsed US ⏱️ 0.0 years remaining

Combination hall-effect device and transistors

Assignee: General Precision Inc
•
Filing: 1962-12-21
•
Granted: 1967-02-21
•
Expires: 1982-12-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Thomas W Parsons
  • 👤 Ziemowit R S Ratajski

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-22 19:08
CPC Classifications
H; H03; H03F; H03F3/00; H03F3/26; H10; H10N; H10N52/00; H10N52/101

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 106 words
AN INTEGRATED SOLID-STATE CIRCUIT COMPONENT, COMPRISING: A HALL CRYSTAL OF SEMI-CONDUCTIVE MATERIAL OF ONE CONDUCTIVITY-TYPE, SAID CRYSTAL HAVING OHMIC CURRENT ELECTRODES THEREON SPACED TO PASS AN ELECTRIC CURRENT ALONG A FIRST AXIS OF THE CRYSTAL AND THUS GENERATE A HALL VOLTAGE OUTPUT ALONG A SECOND AXIS TRANSVERSE TO THE FIRST; A FIRST AND A SECOND REGION OF THE OPPOSITE CONDUCTIVITYTYPE FORMING SPACED OPPOSED P-N RECTIFYING JUNCTIONS IN SAID CRYSTAL AT A LOCATION ALONG SAID TRANSVERSE AXIS, THEREBY DEFINING A TRANSISTOR IN WHICH THE MATERIAL OF THE HALL CRYSTAL CONSTITUTES THE BASE REGION AND, CONSEQUENTLY, HAS THE HALL OUTPUT VOLTAGE DIRECTLY IMPRESSED ON THE TRANSISTOR BASE REGION.
Claim 2
Dependent Claim 106 words
AN INTEGRATED SOLID-STATE CIRCUIT COMPONENT, COMPRISING: A HALL CRYSTAL OF SEMI-CONDUCTIVE MATERIAL OF ONE CONDUCTIVITY-TYPE, SAID CRYSTAL HAVING OHMIC CURRENT ELECTRODES THEREON SPACED TO PASS AN ELECTRIC CURRENT ALONG A FIRST AXIS OF THE CRYSTAL AND THUS GENERATE A HALL VOLTAGE OUTPUT ALONG A SECOND AXIS TRANSVERSE TO THE FIRST; A FIRST AND A SECOND REGION OF THE OPPOSITE CONDUCTIVITYTYPE FORMING SPACED OPPOSED P-N RECTIFYING JUNCTIONS IN SAID CRYSTAL AT A LOCATION ALONG SAID TRANSVERSE AXIS, THEREBY DEFINING A TRANSISTOR IN WHICH THE MATERIAL OF THE HALL CRYSTAL CONSTITUTES THE BASE REGION AND, CONSEQUENTLY, HAS THE HALL OUTPUT VOLTAGE DIRECTLY IMPRESSED ON THE TRANSISTOR BASE REGION.

References Cited (Backward Citations)

US3037199A Cited
US3050698A Cited
FR1310428A Cited
AT226273B Cited
GB965949A Cited
US3221261A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1970-02-20 1970-08-22 1971-02-21 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1974-02-20 1974-08-22 1975-02-21 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1978-02-20 1978-08-22 1979-02-21 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag