← Back to Patent Explorer
US3292012A Expired / Lapsed US ⏱️ 0.0 years remaining

Low offset voltage logic gate

Assignee: Texas Instruments Inc
•
Filing: 1964-05-22
•
Granted: 1966-12-13
•
Expires: 1984-05-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Jr Charles R Cook

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-22 23:27
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/60; H10D84/611; H10D84/613; H10D84/615; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/082; H03K19/086

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 127 words
A LOGIC GATE CIRCUIT, COMPRISING: (A) AN INPUT TRANSISTOR OF ONE TYPE, THE EMITTER OF WHICH IS CONNECTED THROUGH A FIRST IMPEDANCE TO A VOLTAGE SUPPLY, THE COLLECTOR OF WHICH IS CONNECTED TO GROUND, AND THE BASE OF WHICH IS CONNECTED TO AN INPUT TERMINAL, (B) AN OUTPUT TRANSISTOR OF THE COMPLEMENTARY TYPE, THE COLLECTOR OF WHICH IS CONNECTED TO SAID VOLTAGE SUPPLY, THE BASE OF WHICH IS CONNECTED TO THE EMITTER OF THE SAID INPUT TRANSISTOR, AND THE EMITTER OF WHICH IS CONNECTED TO AN OUTPUT TERMINAL, (C) MEANS FOR APPLYING A VOLTAGE AT THE SAID INPUT TERMINAL, (D) A SECOND IMPEDANCE DISPOSED BETWEEN THE EMITTER OF THE SAID INPUT TRANSISTOR AND THE BASE OF THE SAID OUTPUT TRANSISTOR FOR PRODUCING AN IR DROP THEREBETWEEN, AND
Claim 2
Dependent Claim 127 words
A LOGIC GATE CIRCUIT, COMPRISING: (A) AN INPUT TRANSISTOR OF ONE TYPE, THE EMITTER OF WHICH IS CONNECTED THROUGH A FIRST IMPEDANCE TO A VOLTAGE SUPPLY, THE COLLECTOR OF WHICH IS CONNECTED TO GROUND, AND THE BASE OF WHICH IS CONNECTED TO AN INPUT TERMINAL, (B) AN OUTPUT TRANSISTOR OF THE COMPLEMENTARY TYPE, THE COLLECTOR OF WHICH IS CONNECTED TO SAID VOLTAGE SUPPLY, THE BASE OF WHICH IS CONNECTED TO THE EMITTER OF THE SAID INPUT TRANSISTOR, AND THE EMITTER OF WHICH IS CONNECTED TO AN OUTPUT TERMINAL, (C) MEANS FOR APPLYING A VOLTAGE AT THE SAID INPUT TERMINAL, (D) A SECOND IMPEDANCE DISPOSED BETWEEN THE EMITTER OF THE SAID INPUT TRANSISTOR AND THE BASE OF THE SAID OUTPUT TRANSISTOR FOR PRODUCING AN IR DROP THEREBETWEEN, AND

References Cited (Backward Citations)

US3027465A Cited
US3050641A Cited
US3073969A Cited
US3209214A Cited
US3205373A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1969-12-12 1970-06-13 1970-12-13 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1973-12-12 1974-06-13 1974-12-13 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1977-12-12 1978-06-13 1978-12-13 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag