← Back to Patent Explorer
US3281689A Expired / Lapsed US ⏱️ 0.0 years remaining

R. m. s. meter circuit using linear resistors and voltage biased diodes to approximate the square law characteristic

Assignee: EXPANDO METER CO
•
Filing: 1962-03-26
•
Granted: 1966-10-25
•
Expires: 1982-03-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Kurt H Schneider
  • 👤 Oswald G Koessel

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 19:44
CPC Classifications
G; G01; G01R; G01R19/00; G01R19/02

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 204 words
A TRUE R.M.S METER CIRCUIT FOR MEASURING A.C. OR D.C. COMPRISING A FULL WAVE RECTIFIER FOR RECEIVING AN ELECTRICAL INPUT SIGNAL TO BE MEASURED, A CAPACITOR RESISTIVELY COUPLED IN SERIES WITH A RESISTOR ACROSS THE OUTPUT OF SAID FULL WAVE RECTIFIER, MEANS FOR MAINTAINING THE CHARGE ON SAID CAPACITOR AT A LEVEL PROPORTIONAL TO THE R.M.S VALUE OF SAID ELECTRICAL INPUT SIGNAL, SAID CHARGE MAINTAINING MEANS INCLUDING A PAIR OF VOLTAGE DIVIDERS CONNECTED ACROSS THE OUTPUT OF SAID RECTIFIER AND A PAIR OF DIODES CONNECTED IN SERIES IN OPPOSED RELATIONSHIP BETWEEN A TAP ON ONE OF SAID DIVIDERS AND A TAP ON THE OTHER OF SAID DIVIDERS, THE JUNCTION BETWEEN SAID DIODES BEING CONNECTED TO THE JUNCTION BETWEEN SAID RESISTOR AND SAID CAPACITOR, EACH OF SAID DIODES BEING FORWARD BIASED BY THE VOLTAGE DIVIDER WITH WHICH IT IS MOST CLOSELY CONNECTED TO CONDUCT AT A DIFFERENT POINT ON THE INPUT SIGNAL CYCLE TO MAINTAIN THE CHARGE ON SAID CAPACITOR AT A VAUE THAT IS PROPORTIONAL TO THE R.M.S VALUE OF SAID ELECTGRICAL INPUT SIGNAL, AND A D.C. METER CIRCUIT COUPLED IN PARALLEL WITH SAID CAPACITOR FOR MEASURING THE POTENTIAL THEREON THEREBY PRODUCING A TRUE MEASURE OF THE R.M.S VALUE OF SAID ELECTRICAL INPUT SIGNAL.
Claim 2
Dependent Claim 204 words
A TRUE R.M.S METER CIRCUIT FOR MEASURING A.C. OR D.C. COMPRISING A FULL WAVE RECTIFIER FOR RECEIVING AN ELECTRICAL INPUT SIGNAL TO BE MEASURED, A CAPACITOR RESISTIVELY COUPLED IN SERIES WITH A RESISTOR ACROSS THE OUTPUT OF SAID FULL WAVE RECTIFIER, MEANS FOR MAINTAINING THE CHARGE ON SAID CAPACITOR AT A LEVEL PROPORTIONAL TO THE R.M.S VALUE OF SAID ELECTRICAL INPUT SIGNAL, SAID CHARGE MAINTAINING MEANS INCLUDING A PAIR OF VOLTAGE DIVIDERS CONNECTED ACROSS THE OUTPUT OF SAID RECTIFIER AND A PAIR OF DIODES CONNECTED IN SERIES IN OPPOSED RELATIONSHIP BETWEEN A TAP ON ONE OF SAID DIVIDERS AND A TAP ON THE OTHER OF SAID DIVIDERS, THE JUNCTION BETWEEN SAID DIODES BEING CONNECTED TO THE JUNCTION BETWEEN SAID RESISTOR AND SAID CAPACITOR, EACH OF SAID DIODES BEING FORWARD BIASED BY THE VOLTAGE DIVIDER WITH WHICH IT IS MOST CLOSELY CONNECTED TO CONDUCT AT A DIFFERENT POINT ON THE INPUT SIGNAL CYCLE TO MAINTAIN THE CHARGE ON SAID CAPACITOR AT A VAUE THAT IS PROPORTIONAL TO THE R.M.S VALUE OF SAID ELECTGRICAL INPUT SIGNAL, AND A D.C. METER CIRCUIT COUPLED IN PARALLEL WITH SAID CAPACITOR FOR MEASURING THE POTENTIAL THEREON THEREBY PRODUCING A TRUE MEASURE OF THE R.M.S VALUE OF SAID ELECTRICAL INPUT SIGNAL.

References Cited (Backward Citations)

US2810107A Cited
FR1210641A Cited
US2924769A Cited
US3079556A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1969-10-24 1970-04-25 1970-10-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1973-10-24 1974-04-25 1974-10-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1977-10-24 1978-04-25 1978-10-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag