Patent GB694637A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3160766A Expired / Lapsed US ⏱️ 0.0 years remaining

Switching circuit with a capacitor directly connected between the bases of opposite conductivity transistors

Assignee: RCA Corp
•
Filing: 1962-11-28
•
Granted: 1964-12-08
•
Expires: 1982-11-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Welles K Reymond

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-22 23:04
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/51; H03K17/56; H03K17/60; H03K17/66; H03K17/665; H03K17/666; H03K17/667

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 168 words
THE COMBINATION COMPRISING FIRST AND SECOND TRANSISTORS OF OPPOSITE CONDUCTIVITY TYPE HAVING THEIR COLLECTOREMITTER PATHS CONNECTED IN SERIES BETWEEN POINTS OF DIFFERENT OPERATING POTENTIAL; AN OUTPUT CONNECTION BETWEEN SAID TRANSISTORS; AN INPUT TERMINAL; FIRST COUPLING MEANS CONNECTED BETWEEN SAID INPUT TERMINAL AND THE BASE ELECTRODE OF THE FIRST TRANSISTOR; SECOND, SEPARATE COUPLING MEANS CONNECTED BETWEEN SAID INPUT TERMINAL AND THE BASE ELECTRODE OF THE SECOND TRANSISTOR; MEANS FOR NORMALLY APPLYING A FIRST VOLTAGE AT SAID INPUT TERMINAL HAVING A VALUE TO BIAS SAID FIRST TRANSISTOR INTO SATURATION AND TO BIAS SAID SECOND TRANSISTOR IN NONCONDUCTING CONDITION; MEANS FOR SELECTIVELY CHANGING THE VOLTAGE AT SAID INPUT TERMINAL TO A VALUE TO BIAS SAID SECOND TRANSISTOR INTO SATURATION AND TO BIAS SAID FIRST TRANSISTOR IN A NONCONDUCTING CONDITION; AND A CAPACITOR DIRECTLY CONNECTED BETWEEN THE BASE ELECTRODES OF SAID FIRST AND SECOND TRANSISTORS AND HAVING A VALUE TO PREVENT THE NONCONDUCTING TRANSISTOR FROM TURNING ON DURING THE SATURATION DELAY TIME OF THE SATURATED TRANSISTOR WHEN THE INPUT VOLTAGE IS CHANGED.
Claim 2
Dependent Claim 168 words
THE COMBINATION COMPRISING FIRST AND SECOND TRANSISTORS OF OPPOSITE CONDUCTIVITY TYPE HAVING THEIR COLLECTOREMITTER PATHS CONNECTED IN SERIES BETWEEN POINTS OF DIFFERENT OPERATING POTENTIAL; AN OUTPUT CONNECTION BETWEEN SAID TRANSISTORS; AN INPUT TERMINAL; FIRST COUPLING MEANS CONNECTED BETWEEN SAID INPUT TERMINAL AND THE BASE ELECTRODE OF THE FIRST TRANSISTOR; SECOND, SEPARATE COUPLING MEANS CONNECTED BETWEEN SAID INPUT TERMINAL AND THE BASE ELECTRODE OF THE SECOND TRANSISTOR; MEANS FOR NORMALLY APPLYING A FIRST VOLTAGE AT SAID INPUT TERMINAL HAVING A VALUE TO BIAS SAID FIRST TRANSISTOR INTO SATURATION AND TO BIAS SAID SECOND TRANSISTOR IN NONCONDUCTING CONDITION; MEANS FOR SELECTIVELY CHANGING THE VOLTAGE AT SAID INPUT TERMINAL TO A VALUE TO BIAS SAID SECOND TRANSISTOR INTO SATURATION AND TO BIAS SAID FIRST TRANSISTOR IN A NONCONDUCTING CONDITION; AND A CAPACITOR DIRECTLY CONNECTED BETWEEN THE BASE ELECTRODES OF SAID FIRST AND SECOND TRANSISTORS AND HAVING A VALUE TO PREVENT THE NONCONDUCTING TRANSISTOR FROM TURNING ON DURING THE SATURATION DELAY TIME OF THE SATURATED TRANSISTOR WHEN THE INPUT VOLTAGE IS CHANGED.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1967-12-08 1968-06-08 1968-12-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1971-12-08 1972-06-08 1972-12-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1975-12-08 1976-06-08 1976-12-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag