← Back to Patent Explorer
US3149286A Expired / Lapsed US ⏱️ 0.0 years remaining

Pulse counter employing plural circulating delay-line stores for stages and coincident gating to effect counting

Assignee: Associated Electrical Industries Ltd
•
Filing: 1960-10-10
•
Granted: 1964-09-15
•
Expires: 1980-10-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Simmons Brian Desmond

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 12:17
CPC Classifications
H; H03; H03K; H03K21/00

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 139 words
A MULTI-STAGE PULSE COUNTER FOR COUNTING IN A PREDETERMINED CODE A SEQUENCE OF INPUT PULSES OCCURRING AT INTERVALS THAT ARE EACH AN INTERGRAL MULTIPLE OF A BASIC INTERVAL, SAID COUNTER COMPRISING: A PLURALITY OF CIRCULATING DELAY LINE STORES, ONE PER STAGE, EACH HAVING A CIRCULATION TIME WHICH IS SUCH AN INTEGRAL MULTIPLE OF SAID BASIC INTERVAL THAT AN INPUT PULSE APPLIED TO THE STORE WILL REAPPEAR AT ITS INPUT AT A TIME COINCIDENT WITH THAT AT WHICH THE NEXT INPUT PULSE OF THE SAME SEQUENCE MAY OCCUR; INDIVIDUAL INPUT CONNECTIONS TO THE SEVERAL DELAY LINE STORES CONNECTED TO RECEIVE THE INPUT PULSES IN PARALLEL; INDIVIDUAL INPUT GATING CIRCUITS INCLUDED IN SAID INPUT CONNECTIONS OF AT LEAST THOSE DELAY LINE STORES OTHER THAN THE FIRST; PRIMING CONNECTIONS FOR SAID INPUT GATING CIRCUITS, EACH STORE HAVING SUCH A PRIMING CONNECTION EXTENDING
Claim 2
Dependent Claim 139 words
A MULTI-STAGE PULSE COUNTER FOR COUNTING IN A PREDETERMINED CODE A SEQUENCE OF INPUT PULSES OCCURRING AT INTERVALS THAT ARE EACH AN INTERGRAL MULTIPLE OF A BASIC INTERVAL, SAID COUNTER COMPRISING: A PLURALITY OF CIRCULATING DELAY LINE STORES, ONE PER STAGE, EACH HAVING A CIRCULATION TIME WHICH IS SUCH AN INTEGRAL MULTIPLE OF SAID BASIC INTERVAL THAT AN INPUT PULSE APPLIED TO THE STORE WILL REAPPEAR AT ITS INPUT AT A TIME COINCIDENT WITH THAT AT WHICH THE NEXT INPUT PULSE OF THE SAME SEQUENCE MAY OCCUR; INDIVIDUAL INPUT CONNECTIONS TO THE SEVERAL DELAY LINE STORES CONNECTED TO RECEIVE THE INPUT PULSES IN PARALLEL; INDIVIDUAL INPUT GATING CIRCUITS INCLUDED IN SAID INPUT CONNECTIONS OF AT LEAST THOSE DELAY LINE STORES OTHER THAN THE FIRST; PRIMING CONNECTIONS FOR SAID INPUT GATING CIRCUITS, EACH STORE HAVING SUCH A PRIMING CONNECTION EXTENDING

References Cited (Backward Citations)

FR1162582A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1967-09-15 1968-03-16 1968-09-15 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1971-09-15 1972-03-16 1972-09-15 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1975-09-15 1976-03-16 1976-09-15 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag