Patent US1354453A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3147442A Expired / Lapsed US ⏱️ 0.0 years remaining

Frequency divider employing a plurality of decade counters and switches for selecting desired frequency division

Assignee: Licentia Patent Verwaltungs GmbH
•
Filing: 1962-04-27
•
Granted: 1964-09-01
•
Expires: 1982-04-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Fritzsche Wilfried
  • 👤 Helmcke Conrad

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-22 19:47
CPC Classifications
G; G06; G06F; G06F7/00; G06F7/60; G06F7/68; H; H03; H03K; H03K21/00; H03K23/00; H03K23/64; H03K23/66

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 328 words
A FREQUENCY DIVIDER FOR CARRYING OUT FREQUENCY DIVISION OF A FIXED INPUT PULSE REPETITION FREQUENCY, SAID DIVIDER HAVING AN OUTPUT AND COMPRISING, IN COMBINATION: (A) A PULSE FORMER HAVING AN INPUT TO WHICH THE PULSE REPETITION FREQUENCY IS APPLIED, AND AN OUTPUT; (B) A PLURALITY OF SUCCESSIVE DECADE-TYPE COUNTERS, EACH OF SAID COUNTERS HAVING MULTIPLE OUTPUTS, THE MULTIPLE OUTPUTS OF EACH COUNTER, EXCEPT THE LAST, INCLUDING A CARRY-OUTPUT AS WELL AS A ZERO-OUTPUT AT WHICH A SIGNAL APPEARS WHEN THE COUNT OF THE RESPECTIVE COUNTER IS ZERO, THE FIRST OF SAID COUNTERS HAVING AN INPUT CONNECTED TO THE OUTPUT OF SAID PULSE FORMER AND EACH SUCCEEDING COUNTER HAVING AN INPUT CONNECTED TO THE CARRY-OUTPUT OF THE PRECEDING COUNTER; (C) A PLURALITY OF MULTIPLE AND-GATE MEANS, THE INPUTS OF EACH AND-GATE MEANS BEING CONNECTED TO THE OUTPUTS OF A CORRESPONDING ONE OF SAID COUNTERS; (D) A PLURALITY OF MULTIPLE OR-GATE MEANS, THE INPUT OF EACH OR-GATE MEANS BEING CONNECTED TO THE OUTPUTS OF A CORRESPONDING ONE OF SAID AND-GATE MEANS; (E) A PLURALITY OF SELECTOR SWITCHES, EACH HAVING A MULTIPLICITY OF INPUTS AND AN OUTPUT WHICH IS SELECTIVELY CONNECTIBLE TO SAID MULTIPLICITY OF INPUTS, SAID MULTIPLICITY OF INPUTS BEING CONNECTED TO THE OUTPUTS OF A CORRESPONDING ONE OF SAID OR-GATE MEANS; (F) A PLURALITY OF AND-CIRCUITS EACH HAVING ONE INPUT CONNECTED TO THE OUTPUT OF SAID PULSE FORMER AND ANOTHER INPUT CONNECTED TO THE OUTPUT OF A CORRESPONDING ONE OF SAID SELECTOR SWITCHES, ALL BUT THE FIRST OF SAID AND-CIRCUITS HAVING ADDITIONAL INPUT MEANS CONNECTED TO THE ZERO-OUTPUTS OF COUNTERS CORRESPONDING TO PRECEDING SELECTOR SWITCHES; (G) AN OR-CIRCUIT HAVING A PLURALITY OF INPUTS CONNECTED TO THE RESPECTIVE OUTPUTS OF SAID AND-CIRCUITS, THE OUTPUT OF SAID OR-CIRCUIT CONSTITUTING SAID OUTPUT OF THE FREQUENCY DIVIDER; AND (H) SAID AND-GATE MEANS AND SAID OR-GATE MEANS BEING ARRANGED TO PRODUCE, AT SAID OUTPUT OF THE FREQUENCY DIVIDER, SUBSTANTIALLY EVENLY DISTRIBUTED SQUARE WAVE PULSES WHICH CORRESPOND TO THE ADJUSTED POSITIONS OF SAID SELECTOR SWITCHES.
Claim 2
Dependent Claim 328 words
A FREQUENCY DIVIDER FOR CARRYING OUT FREQUENCY DIVISION OF A FIXED INPUT PULSE REPETITION FREQUENCY, SAID DIVIDER HAVING AN OUTPUT AND COMPRISING, IN COMBINATION: (A) A PULSE FORMER HAVING AN INPUT TO WHICH THE PULSE REPETITION FREQUENCY IS APPLIED, AND AN OUTPUT; (B) A PLURALITY OF SUCCESSIVE DECADE-TYPE COUNTERS, EACH OF SAID COUNTERS HAVING MULTIPLE OUTPUTS, THE MULTIPLE OUTPUTS OF EACH COUNTER, EXCEPT THE LAST, INCLUDING A CARRY-OUTPUT AS WELL AS A ZERO-OUTPUT AT WHICH A SIGNAL APPEARS WHEN THE COUNT OF THE RESPECTIVE COUNTER IS ZERO, THE FIRST OF SAID COUNTERS HAVING AN INPUT CONNECTED TO THE OUTPUT OF SAID PULSE FORMER AND EACH SUCCEEDING COUNTER HAVING AN INPUT CONNECTED TO THE CARRY-OUTPUT OF THE PRECEDING COUNTER; (C) A PLURALITY OF MULTIPLE AND-GATE MEANS, THE INPUTS OF EACH AND-GATE MEANS BEING CONNECTED TO THE OUTPUTS OF A CORRESPONDING ONE OF SAID COUNTERS; (D) A PLURALITY OF MULTIPLE OR-GATE MEANS, THE INPUT OF EACH OR-GATE MEANS BEING CONNECTED TO THE OUTPUTS OF A CORRESPONDING ONE OF SAID AND-GATE MEANS; (E) A PLURALITY OF SELECTOR SWITCHES, EACH HAVING A MULTIPLICITY OF INPUTS AND AN OUTPUT WHICH IS SELECTIVELY CONNECTIBLE TO SAID MULTIPLICITY OF INPUTS, SAID MULTIPLICITY OF INPUTS BEING CONNECTED TO THE OUTPUTS OF A CORRESPONDING ONE OF SAID OR-GATE MEANS; (F) A PLURALITY OF AND-CIRCUITS EACH HAVING ONE INPUT CONNECTED TO THE OUTPUT OF SAID PULSE FORMER AND ANOTHER INPUT CONNECTED TO THE OUTPUT OF A CORRESPONDING ONE OF SAID SELECTOR SWITCHES, ALL BUT THE FIRST OF SAID AND-CIRCUITS HAVING ADDITIONAL INPUT MEANS CONNECTED TO THE ZERO-OUTPUTS OF COUNTERS CORRESPONDING TO PRECEDING SELECTOR SWITCHES; (G) AN OR-CIRCUIT HAVING A PLURALITY OF INPUTS CONNECTED TO THE RESPECTIVE OUTPUTS OF SAID AND-CIRCUITS, THE OUTPUT OF SAID OR-CIRCUIT CONSTITUTING SAID OUTPUT OF THE FREQUENCY DIVIDER; AND (H) SAID AND-GATE MEANS AND SAID OR-GATE MEANS BEING ARRANGED TO PRODUCE, AT SAID OUTPUT OF THE FREQUENCY DIVIDER, SUBSTANTIALLY EVENLY DISTRIBUTED SQUARE WAVE PULSES WHICH CORRESPOND TO THE ADJUSTED POSITIONS OF SAID SELECTOR SWITCHES.

References Cited (Backward Citations)

US2563841A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1967-09-01 1968-03-02 1968-09-01 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1971-09-01 1972-03-02 1972-09-01 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1975-09-01 1976-03-02 1976-09-01 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag