← Back to Patent Explorer
US3119935A Expired / Lapsed US ⏱️ 0.0 years remaining

Network employing reset means for bistable operating gating circuits

Assignee: RCA Corp
•
Filing: 1959-11-27
•
Granted: 1964-01-28
•
Expires: 1979-11-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Anatol G Samusenko

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-22 21:03
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/10

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 123 words
A LOGICAL NETWORK COMPRISING FIRST AND SECOND INTERLACED GROUPS OF GATING CIRCUITS, SAID CIRCUITS EACH INCLUDING A NEGATIVE RESISTANCE ELEMENT, SAID GROUPS EACH HAVING INPUTS AND OUTPUTS AND BEING ARRANGED TO PERFORM LOGICAL OPERATIONS UPON SIGNALS RECEIVED AT SAID INPUTS AND TO PROVIDE SIGNALS AT SAID OUTPUTS, SAID OUTPUT SIGNALS BEING PROVIDED AFTER A MAXIMUM DELAY TIME INTERVAL REQUIRED FOR OPERATING UPON INPUT SIGNALS RECEIVED AT SAID INPUTS, A COMMON DIRECT CURRENT SUPPLY CONNECTED TO ALL SAID CIRCUITS AND ARRANGED WITH SAID CIRCUIT PARAMETERS TO PROVIDE BISTABLE OPERATION OF EACH SAID CIRCUIT, A FIRST RESET MEANS COUPLED TO ALL SAID CIRCUITS OF SAID FIRST GROUP FOR RESETTING ALL SAID FIRST GROUP CIR CUITS TO AN INITIAL ONE OF SAID STATES DURING THE SAID
Claim 2
Dependent Claim 123 words
A LOGICAL NETWORK COMPRISING FIRST AND SECOND INTERLACED GROUPS OF GATING CIRCUITS, SAID CIRCUITS EACH INCLUDING A NEGATIVE RESISTANCE ELEMENT, SAID GROUPS EACH HAVING INPUTS AND OUTPUTS AND BEING ARRANGED TO PERFORM LOGICAL OPERATIONS UPON SIGNALS RECEIVED AT SAID INPUTS AND TO PROVIDE SIGNALS AT SAID OUTPUTS, SAID OUTPUT SIGNALS BEING PROVIDED AFTER A MAXIMUM DELAY TIME INTERVAL REQUIRED FOR OPERATING UPON INPUT SIGNALS RECEIVED AT SAID INPUTS, A COMMON DIRECT CURRENT SUPPLY CONNECTED TO ALL SAID CIRCUITS AND ARRANGED WITH SAID CIRCUIT PARAMETERS TO PROVIDE BISTABLE OPERATION OF EACH SAID CIRCUIT, A FIRST RESET MEANS COUPLED TO ALL SAID CIRCUITS OF SAID FIRST GROUP FOR RESETTING ALL SAID FIRST GROUP CIR CUITS TO AN INITIAL ONE OF SAID STATES DURING THE SAID

References Cited (Backward Citations)

US2944164A Cited
US2841705A Cited
US2933620A Cited
US2873385A Cited
US2975377A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1967-01-27 1967-07-29 1968-01-28 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1971-01-27 1971-07-29 1972-01-28 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1975-01-27 1975-07-29 1976-01-28 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag