← Back to Patent Explorer
US2778980A Expired / Lapsed US ⏱️ 0.0 years remaining

High power junction semiconductor device

Assignee: General Electric Co
•
Filing: 1954-08-30
•
Granted: 1957-01-22
•
Expires: 1974-08-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract 806,505. Transistors. GENERAL ELECTRIC CO. Aug. 25, 1955 [Aug. 30, 1954], No. 24476/55. Class 37. A junction transistor comprises a semi-conductor wafer having a collector electrode over the whole of one face, a second electrode on the opposite face comprising a plurality of contacts connected together and a third electrode covering the remainder of the opposite face, either the second or the third electrode being of the alloyed junction type so as to form emitter and base electrodes. The Figures show a transistor having a fernico or nickel collector electrode plate 3 attached to an N-type germanium or silicon wafer 2 by an acceptor containing solder which provides a PN junction 10. The base electrode comprises a fernico or nickel plate 5 having apertures 8, and held in good ohmic contact with wafer 2 by a donor containing solder. The emitter consists of a plurality of alloy junction electrodes provided in apertures 8 by fusing dots 7 of acceptor material to the surface of the wafer. The PN junction under each dot is restricted so that it lies entirely within the aperture 8, and may be formed by placing a small quantity of indium in a recess 11 in wafer 2, and heating to provide the P-type region. The emitter and base electrode constructions may be reversed, by providing a PN junction under plate 5, and arranging for dots 7 to have ohmic contacts to wafer 2. The form of the collector electrode facilitates cooling by conduction, and the close spacing between the emitter, collector and base electrodes allows operation at high power. Specification 727,900 is referred to.

Inventors

  • 👤 Robert N Hall

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 02:30
CPC Classifications
H; H10; H10D; H10D99/00; H10P; H10P95/00; H10W; H10W72/00; H10W72/20; H10W72/071; H10W72/075; H10W72/07551; H10W72/50

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 72 words
A JUNCTION TRANSISTOR COMPRISING A WAFER OF SEMICONDUCTIVE MATERIAL OF ONE CONDUCTIVITY TYPE HAVING OPPOSED MAJOR SURFACES, A FIRST OPPOSITE CONDUCTIVITY TYPE INCLUDING ELECTRODE CONTACTING ONE MAJOR SURFACE OF SAID WAFER AND INDUCING THEREIN A SURFACE ADJACENT REGION OF OPPOSITE CONDUCTIVITY TYPE, A SECOND ELECTRODE HAVING THEREIN A PLURALITY OF SPACED APERTURES CONTACTING THE OPPOSITE MAJOR SURFACE OF SAID WAFER, AND A THIRD ELECTRODE COMPRISING A PLURALITY OF DISCRETE JUNCITON TYPE CONTACTS
Claim 2
Dependent Claim 72 words
A JUNCTION TRANSISTOR COMPRISING A WAFER OF SEMICONDUCTIVE MATERIAL OF ONE CONDUCTIVITY TYPE HAVING OPPOSED MAJOR SURFACES, A FIRST OPPOSITE CONDUCTIVITY TYPE INCLUDING ELECTRODE CONTACTING ONE MAJOR SURFACE OF SAID WAFER AND INDUCING THEREIN A SURFACE ADJACENT REGION OF OPPOSITE CONDUCTIVITY TYPE, A SECOND ELECTRODE HAVING THEREIN A PLURALITY OF SPACED APERTURES CONTACTING THE OPPOSITE MAJOR SURFACE OF SAID WAFER, AND A THIRD ELECTRODE COMPRISING A PLURALITY OF DISCRETE JUNCITON TYPE CONTACTS

References Cited (Backward Citations)

US2524033A Cited
US2595052A Cited
US2673948A Cited
US2672528A Cited
US2680220A Cited
FR1080034A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1960-01-22 1960-07-23 1961-01-22 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1964-01-22 1964-07-23 1965-01-22 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1968-01-22 1968-07-23 1969-01-22 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag