← Back to Patent Explorer
EP0062300A3 Expired / Lapsed EP ⏱️ 0.0 years remaining

Process for making a circuit board

Assignee: FRITZ WITTIG HERSTELLUNG GEDRUCKTER SCHALTUNGEN
•
Filing: 1982-03-31
•
Granted: —
•
Expires: 2002-03-31
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Translated from German Es ist ein Verfahren zur Herstellung von Leiter­ platten beschrieben, bei dem statt der üblichen Foto­ behandlung oder Siebdruck zur Bildung des Leiterbah­ nenmusters auf die durchgehende Kupferschicht 6 des Rohlings eine Ätzresistschicht 8 aufgebracht wird. Die Ätzresistschicht 8 wird entsprechend dem gewünschten Leiterbahnenmuster mittels eines Laserstrahls verdampft und die verbleibende Kupferschicht an den durch die Laserbehandlung entfernten Stellen bis zur Oberfläche der Kunststoffplatte 1 weggeätzt. It is a method of making conductors plates described, instead of the usual photo treatment or screen printing to form the conductor track nenpatters on the continuous copper layer 6 of An etching resist layer 8 is applied to the blank. The Etching resist layer 8 is made according to the desired Conductor pattern evaporated using a laser beam and the remaining copper layer on the through the Laser treatment removed places up to the surface the plastic plate 1 etched away.

Inventors

  • 👤 Klaus Baumann

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-10-23 19:32
CPC Classifications
C; C23; C23F; C23F1/00; C23F1/02; H; H05; H05K; H05K3/00; H05K3/02; H05K3/027; H05K3/06; H05K3/061; H05K3/062; H05K3/40; H05K3/42; H05K2201/00; H05K2201/03; H05K2201/0302; H05K2201/0305; H05K2201/09; H05K2201/09209; H05K2201/09654; H05K2201/09736; H05K2203/00; H05K2203/03; H05K2203/0361; H05K3/425; H05K3/427

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

DE1665771B1 Cited
FR1571240A Cited
DE2001535A1 Cited
CH513567A Cited
JPS5267998A Cited
DE2708945A1 Cited
GB1583192A Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag